参数资料
型号: ISL6327IRZ-T
厂商: Intersil
文件页数: 25/29页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM 48-QFN
标准包装: 4,000
PWM 型: 控制器
输出数: 6
频率 - 最大: 1MHz
占空比: 25%
电源电压: 4.75 V ~ 5.25 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 48-VFQFN 裸露焊盘
包装: 带卷 (TR)
ISL6327
∑ R ISEN ( n )
R X
R FB = ----------
------------------- > f 0
R C = R FB ------------------------------------
0.75V
2 π V PP R FB f 0
------------------- ≤ f 0 < ------------------------------
R LL
(EQ. 34)
n
where R ISEN(n) is the current sensing resistor connected to
the n th ISEN+ pin.
Compensation
The two opposing goals of compensating the voltage
regulator are stability and speed. Depending on whether the
regulator employs the optional load-line regulation as
Case 1:
Case 2:
1
2 π LC
2 π f 0 V pp LC
IN
0.75V IN
C C = ------------------------------------
1 1
2 π LC 2 π C ( ESR )
R C = R FB --------------------------------------------
0.75 V
C C = -------------------------------------------------------------
PP R FB LC
( 2 π ) 2 f 2 V
described in Load-Line Regulation, there are two distinct
methods for achieving these goals.
COMPENSATING LOAD-LINE REGULATED
CONVERTER
The load-line regulated converter behaves in a similar
V PP ( 2 π ) 2 f 02 LC
IN
0.75V IN
0
(EQ. 35)
f 0 > ------------------------------
manner to a peak-current mode controller because the two
poles at the output-filter L-C resonant frequency split with
Case 3:
1
2 π C ( ESR )
0.75 V IN ( ESR )
2 π V PP R FB f 0 L
the introduction of current information into the control loop.
The final location of these poles is determined by the system
function, the gain of the current signal, and the value of the
compensation components, R C and C C .
Since the system poles and zero are affected by the values
of the components that are meant to compensate them, the
solution to the system equation becomes fairly complicated.
Fortunately there is a simple approximation that comes very
close to an optimal solution. Treating the system as though it
were a voltage-mode regulator by compensating the L-C
poles and the ESR zero of the voltage-mode approximation
yields a solution that is always stable with very close to ideal
transient performance.
C 2 (OPTIONAL)
2 π f 0 V pp L
R C = R FB ------------------------------------------
0.75V IN ( ESR ) C
C C = -------------------------------------------------
In Equation 35, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V PP is the peak-to-
peak sawtooth signal amplitude as described in “Electrical
Specifications” on page 6.
The optional capacitor C 2 , is sometimes needed to bypass
noise away from the PWM comparator (see Figure 18). Keep
a position available for C 2 , and be prepared to install a high
frequency capacitor of between 22pF and 150pF in case any
R C
C C
COMP
leading-edge jitter problem is noted.
Once selected, the compensation values in Equation 35
FB
assure a stable converter with reasonable transient
performance. In most cases, transient performance can be
R FB
+
V DROOP
IDROOP
improved by making adjustments to R C . Slowly increase the
value of R C while observing the transient performance on an
-
VDIFF
FIGURE 17. COMPENSATION CONFIGURATION FOR
LOAD-LINE REGULATED ISL6327 CIRCUIT
The feedback resistor, R FB , has already been chosen as
outlined in “Load-Line Regulation Resistor” on page 24.
Select a target bandwidth for the compensated system, f 0 .
The target bandwidth must be large enough to assure
adequate transient performance, but smaller than 1/3 of the
per-channel switching frequency. The values of the
compensation components depend on the relationships of f 0
to the L-C pole frequency and the ESR zero frequency. For
each of the three cases in Equation 35, there are a separate
set of equations for the compensation components.
25
oscilloscope until no further improvement is noted. Normally,
C C will not need adjustment. Keep the value of C C from
Equation 35 unless some performance issue is noted.
COMPENSATION WITHOUT LOAD-LINE REGULATION
The non load-line regulated converter is accurately modeled
as a voltage-mode regulator with two poles at the L-C
resonant frequency and a zero at the ESR frequency. A
type III controller, as shown in Figure 18, provides the
necessary compensation.
FN9276.4
May 5, 2008
相关PDF资料
PDF描述
CAT1025ZI-45-GT3 IC SUPERVISOR CPU 2K EEPR 8MSOP
ASM11DRYN CONN EDGECARD 22POS DIP .156 SLD
ECM36DCSH-S288 CONN EDGECARD 72POS .156 EXTEND
SLPX392M063A4P3 CAP ALUM 3900UF 63V 20% SNAP
ASM11DRYH CONN EDGECARD 22POS DIP .156 SLD
相关代理商/技术参数
参数描述
ISL6328ACRZ 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6328ACRZ-T 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6328AIRZ 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6328AIRZ-T 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6328CRZ 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器,DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP(0.173",4.40mm 宽) 供应商设备封装:30-TSSOP 包装:带卷 (TR)