- 您现在的位置：买卖IC网 > PDF目录15198 > ISL6341IRZ-T (Intersil)IC REG CTRLR BUCK PWM VM 10-TDFN PDF资料下载
参数资料
| 型号： | ISL6341IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 5/17页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 10-TDFN |
| 标准包装： | 6,000 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 330kHz |
| 占空比： | 85% |
| 电源电压： | 4.5 V ~ 14.4 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 10-WFDFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
ISL6341, ISL6341A, ISL6341B, ISL6341C
Electrical Specifications
Test Conditions: V CC = 12V, T J = 0°C to +85°C, Unless Otherwise Noted. Parameters with MIN and/or MAX
limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Upper Gate Sink Impedance
R UG-SNKl V CC = 5V; I = 50mA
1.7
Ω
Lower Gate Source Impedance
Lower Gate Sink Impedance
R LG-SRCl
R LG-SNKl
V CC = 5V; I = 50mA
V CC = 5V; I = 50mA
1.5
1.1
Ω
Ω
PROTECTION/DISABLE
OCSET Current Source
Enable Threshold (COMP/EN pin)
VOS Rising Trip (PGOOD OV; +10%)
I OCSET
V ENABLE
LGATE/OCSET = 0V
9
0.683
0.868
10
0.700
0.880
11
0.717
0.888
μA
V
V
VOS Rising Trip (PGOOD OV) Hysteresis
16
mV
VOS Falling Trip (PGOOD UV; -10%)
VOS Falling Trip (PGOOD UV) Hysteresis
VOS Rising Threshold (OV; +25%)
VOS Falling Threshold (UV; -25%)
0.708
0.980
0.580
0.720
16
1.000
0.600
0.732
1.020
0.620
V
mV
V
V
(Note 5)
VOS Threshold (OV; 50% of V OUT )
0.380
0.400
0.410
V
VOS Bias Current
PGOOD
VOS = 0.25V
I PGOOD = 4mA
-1500
0.10
-250
0.18
-100
0.30
nA
V
NOTES:
3. Limits should be considered typical and are not production tested.
4. Limits established by characterization and are not production tested.
5. The UVP is disabled on the ISL6341C; no trip point is measured.
Functional Pin Description
VCC (Pin 6)
This pin provides the bias supply for the ISL6341x, as well
as the lower MOSFET’s gate. An internal regulator will
supply bias as VCC rises above 5V, but the LGATE/OCSET
will still be sourced by VCC. Connect a well-decoupled 5V to
12V supply to this pin.
FB (Pin 8)
This pin is the inverting input of the internal error amplifier. Use
FB, in combination with the COMP/EN pin, to compensate the
voltage-control feedback loop of the converter. A resistor divider
from V OUT to FB to GND is used to set the regulation voltage.
VOS (Pin 9)
This input pin monitors the regulator output for OV and UV
protection, and PGOOD (OV and UV). Connect a resistor
divider from V OUT to VOS to GND, with the same ratio as
the FB resistor divider. It is not recommended to share one
divider for both FB and VOS; the response to a fault may not
be as quick or robust. There is a small pull-up bias current
on the pin; if the VOS pin is not connected, the OV protection
would be tripped to protect the load.
GND (Pin 5)
This pin represents the signal and power ground for the IC.
This pin is the high current connection, and should be tied to
the ground island/plane through the lowest impedance
5
connection available. The metal pad under the package
should also be connected to the GND plane for thermal
conductivity, but does not conduct any current.
PHASE (Pin 2)
Connect this pin to the source of the upper MOSFET, and
the drain of the lower MOSFET. It is used as the sink for the
UGATE driver, and to monitor the voltage drop across the
lower MOSFET for overcurrent protection. This pin is also
monitored by the adaptive shoot-through protection circuitry
to determine when the upper MOSFET has turned off.
UGATE (Pin 3)
Connect this pin to the gate of upper MOSFET; it provides
the PWM-controlled gate drive. It is also monitored by the
adaptive shoot-through protection circuitry to determine
when the upper MOSFET has turned off.
BOOT (Pin 1)
This pin provides ground referenced bias voltage to the upper
MOSFET driver. A bootstrap circuit is used to create a voltage
suitable to drive an N-Channel MOSFET (equal to V GD minus
the BOOT diode voltage drop), with respect to PHASE.
COMP/EN (Pin 7)
This is a multiplexed pin. During soft-start and normal converter
operation, this pin represents the output of the error amplifier.
Use COMP/EN, in combination with the FB pin, to compensate
the voltage-control feedback loop of the converter.
FN6538.2
December 2, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J4J-EW-F1 | CONVERTER MOD DC/DC 36V 100W |
| VE-J44-EW-F2 | CONVERTER MOD DC/DC 48V 100W |
| ECC22DREI-S734 | CONN EDGECARD 44POS .100 EYELET |
| ESRD151M0ER | CAP ALUM 150UF 2.5V 20% SMD |
| ESRD121M04R | CAP ALUM 120UF 4V 20% SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6353CRTZ | 功能描述:电流型 PWM 控制器 VR12 MEMORY CNTRLR 3 PHS 2 INT 5V DRVRS RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6353CRTZ-T | 功能描述:电流型 PWM 控制器 VR12 MEMORY CNTRLR 3 PHS 2 INT 5V DRVRS RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6353CRTZ-TS2568 | 制造商:Intersil Corporation 功能描述:INTEL, ISL6353CRTZ-T W/BARCODE LABELS, 12 MONTH D/C RESTRICT - Tape and Reel |
| ISL6353CRZ | 制造商:Intersil 功能描述:Multiphase PWM Regulator for VR12 DDR Memory Systems |
| ISL6353IRTZ | 功能描述:电流型 PWM 控制器 VR12 MEMORY CNTRLR 3 PHS 2 INT 5V DRVRS RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。