参数资料
| 型号： | ISL6565BCV-T |
| 厂商： | Intersil |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 28TSSOP |
| 标准包装： | 2,500 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 105°C |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ISL6565A, ISL6565B
ISL6565A, ISL6565B INTERNAL CIRCUIT
EXTERNAL CIRCUIT
existing charge on the output as the controller attempted to
regulate to 0V at the beginning of the soft-start cycle. The
VCC
+ 12 V
soft-start time, t SS , begins with a delay period equal to 64
switching cycles followed by a linear ramp with a rate
determined by the switching period, 1/f SW .
t SS = -----------------------------------------
POR
CIRCUIT
ENABLE
COMPARATOR
EN
10.7k ?
64 + 1280 ? VID
f SW
(EQ. 19)
+
-
1.24V
1.40k ?
For example, a regulator with a 250kHz switching frequency,
having VID set to 1.35V, has t SS equal to 6.912ms.
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft-start and ramps to zero during the first 640
ENLL
SOFT-START
AND
FAULT LOGIC
FIGURE 11. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
2. The voltage on EN must be above 1.31V. The EN input
allows for power sequencing between the controller bias
voltage and another voltage rail. The enable comparator
holds the ISL6565A, ISL6565B in shutdown until the
voltage at EN rises above 1.31V. The enable comparator
has about 100mV of hysteresis to prevent bounce. It is
important that the driver ICs reach their POR level before
the ISL6565A, ISL6565B becomes enabled. The
schematic in Figure 11 demonstrates sequencing the
ISL6565A, ISL6565B with the HIP660X family of Intersil
cycles of soft-start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative
bias.
During the first 640 cycles of soft-start (704 cycles following
enable) the DAC voltage increments the reference in 25mV
steps. The remainder of soft-start sees the DAC ramping
with 12.5mV steps.
VOUT, 500mV/DIV
MOSFET drivers, which require 12V bias.
3. The voltage on ENLL must be logic high to enable the
controller. This pin is typically connected to the
VID_PGOOD.
4. The VID code must not be 111111 or 111110. These codes
2ms/DIV
EN, 5V/DIV
signal the controller that no load is present. The controller
will enter shut-down mode after receiving either of these
codes and will execute soft-start upon receiving any other
code. These codes can be used to enable or disable the
controller but it is not recommended. After receiving one
of these codes, the controller executes a 2-cycle delay
before changing the overvoltage trip level to the shut-
down level and disabling PWM. Overvoltage shutdown
cannot be reset using one of these codes.
When each of these conditions is true, the controller
immediately begins the soft-start sequence.
Soft-Start
During soft-start, the DAC voltage ramps linearly from zero
to the programmed VID level. The PWM signals remain in
the high-impedance state until the controller detects that the
ramping DAC level has reached the output-voltage level.
This protects the system against the large, negative inductor
currents that would otherwise occur when starting with a pre-
17
500ms/DIV
FIGURE 12. SOFT-START WAVEFORMS WITH AN UN-BIASED
OUTPUT. FSW = 500kHz
Fault Monitoring and Protection
The ISL6565A, ISL6565B actively monitors output voltage
and current to detect fault conditions. Fault monitors trigger
protective measures to prevent damage to a microprocessor
load. One common power good indicator is provided for
linking to external system monitors. The schematic in
Figure 13 outlines the interaction between the fault monitors
and the power good signal.
FN9135.4
December 1, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6566AIRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566CRZ-T | IC CTLR PWM BUCK 3PHASE 40-QFN |
| ISL6567CRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
| ISL6568CRZ-T | IC CTLR PWM BUCK 2PHASE 32-QFN |
| ISL6569ACR-T | IC REG CTRLR BUCK PWM 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6565BCVZ | 功能描述:IC REG CTRLR BUCK PWM VM 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6565BCVZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6566ACRZ | 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6566ACRZ-T | 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6566AIRZ | 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。