- 您现在的位置：买卖IC网 > PDF目录17320 > ISL8120EVAL3Z (Intersil)EVALUATION BOARD FOR ISL8120 PDF资料下载
参数资料
| 型号： | ISL8120EVAL3Z |
| 厂商： | Intersil |
| 文件页数： | 30/35页 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR ISL8120 |
| 标准包装： | 1 |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 2，非隔离 |
| 输出电压： | 1.2V，1.2V |
| 电流 - 输出： | 2 x 25A 或 1 x 50A |
| 输入电压： | 3 ~ 22 V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 150kHz ~ 1.5MHz |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | ISL8120 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页
ISL8120
ITRIP = 108μA; IOC is the load overcurrent trip point;
t MIN_OFF is the minimum Ugate turn off time that is 350ns;
R ISHARE in Equation 6 represents the total equivalent
resistance in ISHARE pin bus of all ICs in multiphase or
module parallel operation.
1μF
2 Ω
2.65V TO 5.6V
10μF
3V TO 26.4V
For the R ISEN chosen for OCP setting, the final value is
VCC
PVCC
VIN
usually higher than the number calculated from Equation 6.
The reason of which is practical especially for low DCR
applications since the PCB and inductor pad soldering
resistance would have large effects in total impedance,
affecting the DCR voltage to be sensed.
When OCP is triggered, the controller pulls EN/FF low
immediately to turn off UGATE and LGATE.
For overload and hard short condition, the overcurrent
protection reduces the regulator RMS output current much
less than full load by putting the controller into hiccup mode.
A delay time, equal to 3 soft-start intervals, is inserted to
allow the disturbance to be cleared out. After the delay time,
the controller then initiates a soft-start interval. If the output
voltage comes up and returns to the regulation, PGOOD
transitions high. If the OC trip is exceeded during the
soft-start interval, the controller pulls EN/VFF low again. The
PGOOD signal will remain low and the soft-start interval will
be allowed to expire. Another soft-start interval will be
initiated after the delay interval. If an overcurrent trip occurs
again, this same cycle repeats until the fault is removed.
Z1
Z2
5V
FIGURE 17. INTERNAL REGULATOR IMPLEMENTATION
The LDO is capable of supplying 250mA with regulated 5.4V
output. In 3.3V input applications, when the VIN pin voltage
is 3V, the LDO can still supply 150mA while maintaining LDO
output voltage higher than VCC falling threshold to keep IC
operating. Figure 18 shows the LDO voltage drop under
different load current. However, its thermal capability should
not be exceeded. The power dissipation inside the IC could
be estimated with Equation 7.
6.0
5.5
Internal Series Linear and Power Dissipation
The VIN pin is connected to PVCC with an internal series
5.0
4.5
PVCC @ 250mA + Iq
PVCC @ 100mA + Iq
linear regulator. The PVCC and VIN pins should have the
recommended bypass ceramic capacitors (10μF) connected
to GND for proper operation. The internal linear regulator ’s
4.0
3.5
3.0
PVCC @ 140mA + Iq
input (VIN) can range between 3V to 22V. PVCC pin is the
output of the internal linear regulator and it provides power
for both the internal MOSFET drivers through the PVCC pin.
2.5
2.0
2.5
3.0
3.5
Iq IS AROUND 15mA
4.0 4.5 5.0 5.5
6.0
6.5
7.0
VCC pin is the bias input for the IC small signal analog
circuitry. By connecting PVCC to VCC pin, the internal linear
regulator supplies bias power to VCC. The VCC pin should
be connected to the PVCC pin with an RC filter to prevent
VIN PIN VOLTAGE (V)
FIGURE 18. PVCC vs VIN VOLTAGE
high frequency driver switching noise from the analog
circuitry. When VIN drops below 5.0V, the pass element will
P IC = ( VIN – PVCC ) ? I VIN + P DR
(EQ. 7)
I VIN = ? ------------------------------ + ------------------------------ ? ? PVCC ? F SW + I Q_VIN
saturate; PVCC will track VIN with a dropout of the linear
regulator. When used with an external 5V supply, the VIN pin
is recommended to be tied directly to PVCC.
30
? Q G1 ? N Q1 Q G2 ? N Q2 ?
? V GS1 V GS2 ?
March 20, 2009
FN6641.0
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6455AEVAL1Z | EVALUATION BOARD FOR ISL6455A |
| ISL6455EVAL1Z | EVALUATION BOARD FOR ISL6455 |
| GBC13DCAH | CONN EDGECARD 26POS R/A .100 SLD |
| GBC13DCAD | CONN EDGECARD 26POS R/A .100 SLD |
| EEC20DRYS | CONN EDGECARD 40POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8120EVAL4Z | 功能描述:BOARD EVALUATION FOR ISL8120 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL8120IRZ | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZEC | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-TEC | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。