参数资料
型号: ISPPAC-CLK5312S-01TN48C
厂商: Lattice Semiconductor Corporation
文件页数: 14/56页
文件大小: 0K
描述: IC CLOCK PROGRAM BUFFER 48TQFP
标准包装: 250
系列: ispClock™
类型: 时钟发生器,扇出配送,零延迟缓冲器
PLL: 带旁路
输入: HSTL,LVCMOS,LVDS,LVPECL,LVTTL,SSTL
输出: eHSTL,HSTL,LVCMOS,LVTTL,SSTL
电路数: 1
比率 - 输入:输出: 2:12
差分 - 输入:输出: 是/无
频率 - 最大: 267MHz
除法器/乘法器: 是/无
电源电压: 3 V ~ 3.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-TQFP(7x7)
包装: 托盘
Lattice Semiconductor
ispClock5300S Family Data Sheet
21
Figure 14. Input Receiver Termination Conguration
Feedback input is terminated to the VTT_FBK pin through a programmable resistor.
The following usage guidelines are suggested for interfacing to supported logic families.
+
REFA_REFP
REFB_REFN
Differential
Receiver
Single-ended
Receiver
Single-ended
Receiver
To
Internal
Logic
RT
VTT_REFA
VTT_REFB
相关PDF资料
PDF描述
VI-2TN-MY-F1 CONVERTER MOD DC/DC 18.5V 50W
X9317WS8I-2.7T2 IC XDCP SGL 100TAP 10K 8-SOIC
MS27484E24A35PC CONN PLUG 128POS STRAIGHT W/PINS
SY100E154JZ TR IC MUX-LATCH 5BIT 2:1 28PLCC
SY100S838LZG TR IC CLOCK GEN 3.3V/5V 20-SOIC
相关代理商/技术参数
参数描述
ISPPACCLK5312S-01TN48C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ispPAC-CLK5312S-01TN48I 功能描述:时钟驱动器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
ISPPACCLK5312S-01TN48I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5312S-01TN64C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5312S-01TN64I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended