参数资料
型号: KIT33996EKEVB
厂商: Freescale Semiconductor
文件页数: 7/24页
文件大小: 0K
描述: KIT EVAL 33996 16OUTPUT SW W/SPI
标准包装: 1
主要目的: 电源管理,低端驱动器(内部 FET)
嵌入式:
已用 IC / 零件: MC33996
主要属性: 16 输出,5 ~ 27V,0.9 ~ 2.5A,SPI 接口,PWM 接口
次要属性: 0.55 欧 RdsON,温度,过压,短路保护
已供物品: 板,CD
相关产品: MC33996EK-ND - IC SWITCH 16OUTPUT W/SPI 32-SOIC
MC33996EKR2-ND - IC SWITCH 16-OTPT W/SPI 32-SOIC
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. DYNAMIC ELECTRICAL CHARACTERISTICS
Characteristics noted under conditions of 3.1 V ≤ SO PWR ≤ 5.5 V, 5.0 V ≤ V PWR ≤ 18 V, -40 ° C ≤ T A ≤ 125 ° C unless otherwise
noted. Where applicable, typical values reflect the parameter ’s approximate average value with V PWR = 13 V, T A = 25 ° C.
Characteristic
Symbol
Min
Typ
Max
Unit
POWER OUTPUT TIMING (VPWR)
Output Slew Rate
SR
V/ μ s
R L = 60 Ω
1.0
2.0
10
Output Turn ON Delay Time (16)
t DLY (ON)
1.0
2.0
10
μ s
Output Turn OFF Delay Time
t DLY(OFF)
1.0
4.0
10
μ s
Output ON Short Fault Disable Report Delay (17)
t DLY (SHORT)
100
450
μ s
Output OFF Open Fault Delay Time
Output PWM Frequency
t DLY(OPEN)
t FREQ
100
450
2.0
μ s
kHz
DIGITAL INTERFACE TIMING (CS, SO, SI, SCLK) (23)
Required Low State Duration on V PWR for Reset
t RST
μ s
V PWR ≤ 0.2V (18)
Falling Edge of CS to Rising Edge of SCLK
Required Setup Time
Falling Edge of SCLK to Rising Edge of CS
Required Setup Time
SI to Falling Edge of SCLK
Required Setup Time
Falling Edge of SCLK to SI
Required Hold Time
t LEAD
t LAG
t SI (su)
t SI (hold)
100
50
16
20
10
ns
ns
ns
ns
SI, CS , SCLK Signal Rise Time (19)
t R (SI)
5.0
ns
SI, CS , SCLK Signal Fall Time
t F (SI)
5.0
ns
Time from Falling Edge of CS to SO Low-impedance (20)
t SO (EN)
50
ns
Time from Rising Edge of CS to SO High-impedance
t SO (DIS)
50
ns
Time from Rising Edge of SCLK to SO Data Valid (22)
t VALID
25
80
ns
Notes
15.
16.
17.
18.
19.
20.
21.
22.
23.
Output slew rate measured across a 60 Ω resistive load.
Output turn ON and OFF delay time measured from 50% rising edge of CS to 80% and 20% of initial voltage.
Duration of fault before fault bit is set. Duration between access times must be greater than 450 μ s to read faults.
This parameter is guaranteed by design; however, it is not production tested.
Rise and Fall time of incoming SI, CS , and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
Time required for valid output status data to be available on SO pin.
Time required for output states data to be terminated at SO pin.
Time required to obtain valid data out from SO following the rise of SCLK with 200pF load.
This parameter is guaranteed by design. Production test equipment used 4.16MHz, 5.5/3.1V SPI Interface.
33996
Analog Integrated Circuit Device Data
Freescale Semiconductor
7
相关PDF资料
PDF描述
KIT34673EPEVBE KIT EVALUATION FOR MC34673
KIT34674EPEVBE KIT EVAL BOARD 10CH LED BACKLGHT
KIT34675EPEVBE KIT EVALUATION FOR MC34675
KIT35XS3500EVBE KIT EVAL QUAD HIGH SIDE SWITCH
KITUSBSPIEVME KIT EVAL USB-SPI W/MC68HC908JW32
相关代理商/技术参数
参数描述
KIT33999EKEVB 功能描述:电源管理IC开发工具 33999 PDOSS EVAL KIT RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
KIT34670EGEVBE 功能描述:电源管理IC开发工具 IEEE 802.3AF PD WITH CUR RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
KIT34671EPEVBE 功能描述:电源管理IC开发工具 HIGH-INPUT-VOLT CHARGER RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
KIT34673EPEVBE 功能描述:电源管理IC开发工具 IC, HIGH-INPUT-VOLT CHARGER RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
KIT34674EPEVBE 功能描述:电源管理IC开发工具 IC, 10 CH LED BACKLIGHT RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V