参数资料
| 型号： | KSZ8842-16MBLI TR |
| 厂商： | Micrel Inc |
| 文件页数： | 45/141页 |
| 文件大小： | 0K |
| 描述： | IC ETHERNET SW 2PORT 100LFBGA |
| 标准包装： | 1,000 |
| 控制器类型： | 以太网开关控制器 |
| 接口： | PCI |
| 电源电压： | 3.1 V ~ 3.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LBGA |
| 供应商设备封装： | 100-LFBGA |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
139
M9999-102207-1.9
Acronyms and Glossary
BIU
Bus Interface Unit
The host interface function that performs code conversion, buffering,
and the like required for communications to and from a network.
BPDU Bridge Protocol Data Unit
A packet containing ports, addresses, etc. to make sure data being
passed through a bridged network arrives at its proper destination.
CMOS Complementary Metal Oxide Semiconductor
A common semiconductor manufacturing technique in which positive
and negative types of transistors are combined to form a current gate
that in turn forms an effective means of controlling electrical current
through a chip.
CRC Cyclic Redundancy Check
A common technique for detecting
data transmission errors. CRC for
Ethernet is 32 bits long.
Cut-through switch
A switch typically processes received packets by reading in the full
packet (storing), then processing the packet to determine where it
needs to go, then forwarding it. A cut-through switch simply reads in the
first bit of an incoming packet and forwards the packet. Cut-through
switches do not store the packet.
DA
Destination Address
The address to send packets.
DMA Direct Memory Access
A design in which memory on a chip is controlled independently of the
CPU.
EEPROM Electronically Erasable Programmable Read-only Memory
A design in which memory on a chip can be erased by exposing it to an
electrical charge.
EISA Extended Industry Standard Architecture
A
bus architecture designed for PCs using 80x86 processors, or an
Intel 80386, 80486 or Pentium microprocessor. EISA buses are 32
bits
wide and
support multiprocessing.
EMI
Electro-Magnetic Interference
A naturally occurring phenomena when the electromagnetic field of one
device disrupts, impedes or degrades the electromagnetic field of
another device by coming into proximity with it. In computer technology,
computer devices are susceptible to EMI because electromagnetic
fields are a byproduct of passing electricity through a wire. Data lines
that have not been properly shielded are susceptible to data corruption
by EMI.
FCS
Frame Check Sequence
See CRC.
FID
Frame or Filter ID
Specifies the frame identifier. Alternately is the filter identifier.
IGMP Internet Group Management Protocol
The protocol defined by RFC 1112 for IP multicast transmissions.
IPG
Inter-Packet Gap
A time delay between successive data packets mandated by the
network standard for protocol reasons. In Ethernet, the medium has to
be "silent" (i.e., no data transfer) for a short period of time before a node
can consider the network idle and start to transmit. IPG is used to
correct timing differences between a transmitter and receiver. During
the IPG, no data is transferred, and information in the gap can be
discarded or additions inserted without impact on data integrity.
ISI
Inter-Symbol Interference
T
he disruption of transmitted code caused by adjacent pulses
affecting or interfering with each other.
ISA
Industry Standard Architecture
A bus architecture used in the IBM PC/XT and
PC/AT.
Jumbo Packet
A packet larger than the standard Ethernet packet (1500 bytes). Large
packet sizes allow for more efficient use of bandwidth, lower overhead,
less processing, etc.
相关PDF资料 |
PDF描述 |
|---|---|
| KSZ8842-32MVLI | IC SWITCH ETH 2P 32BIT 128LQFP |
| KSZ8842-PMBL AM TR | IC ETHERNET SW 2PORT 100LFBGA |
| KSZ8842-PMQLI | IC ETHERNET SW 2PORT PCI 128PQFP |
| KSZ8851-16MLLI TR | IC MAC CTLR 1PORT W/BUS 48LQFP |
| KSZ8851-16MLLJ | IC CTLR MAC 1PORT NON-PCI 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8842-16MQL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MQL-EVAL | 功能描述:以太网开发工具 KSZ8842-16MQL Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8842-16MVL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL TR | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL-EVAL | 功能描述:BOARD EVALUATION KSZ8842-16MVL RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。