参数资料
| 型号： | KSZ8842-16MBLI TR |
| 厂商： | Micrel Inc |
| 文件页数： | 75/141页 |
| 文件大小： | 0K |
| 描述： | IC ETHERNET SW 2PORT 100LFBGA |
| 标准包装： | 1,000 |
| 控制器类型： | 以太网开关控制器 |
| 接口： | PCI |
| 电源电压： | 3.1 V ~ 3.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LBGA |
| 供应商设备封装： | 100-LFBGA |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
39
M9999-102207-1.9
BE2N, BE1N, and BE0N are ignored as shown in the Figure 19. No other registers can be accessed by asserting
DATACSN. The data transfer is the same as in the first case. Independent of the type of asynchronous interface
used. To insert a wait state, the BIU will assert ARDY to prolong the cycle.
Synchronous Interface
For synchronous transfers, the synchronous dedicated signals CYCLEN, SWR, and RDYRTNN will toggle but the
asynchronous dedicated signals RDN and WRN are de-asserted and stay at the same logic level throughout the entire
synchronous transfer.
The synchronous interface mainly supports two applications, one for VLBus-like and the other for EISA-like (DMA type C)
burst transfers. The VLBus-like interface supports only single-data transfer. The pin option VLBUSN determines if it is a
VLBus-like or EISA-like burst transfer – if VLBUSN = 0, the interface is for VLBus-like transfer; if VLBUSN = 1, the
interface is for EISA-like burst transfer.
For VLBus-like transfer interface (VLBUSN = 0):
This interface is used in an architecture in which the device’s local decoder is utilized; that is, the BIU decodes latched
A [15:4] and qualifies with AEN (Address Enable) to determine if the switch is the intended target. No burst is
supported in this application. The M/nIO signal connection in VLBus is routed to AEN. The CYCLEN in this application
is used to sample the SWR signal when it is asserted. Usually, CYCLEN is one clock delay of ADSN. There is a
handshaking process to end the cycle of VLBus-like transfers. When the KSZ8842M is ready to finish the cycle, it
asserts SRDYN
. The system/host acknowledges SRDYN by asserting RDYRTNN after the system/host has latched
the read data. The KSZ8842M holds the read data until RDYRTNN is asserted. The timing waveform is shown in
Figures 23 and 24.
For EISA-like burst transfer interface (VLBUSN = 1):
The SWR is connected to IORC# in EISA to indicate the burst read and CYCLEN is connected to IOWC# in EISA to
indicate the burst write. Note that in this application, both the system/host/memory and KSZ8842M are capable of
inserting wait states. For system/host/memory to insert a wait state, assert the RDYRTNN signal; for the KSZ8842M
to insert the wait state, assert the SRDYN signal. The timing waveform is shown in Figures 21 and 22.
Summary
Figure 12 shows the mapping from ISA-like, EISA-like and VLBus-like transactions to the switch’s BIU.
Figure 13 shows the connection for different data bus sizes.
For detail 8/16-bit bus signal connections and descriptions refers to Application Note 132.
For detail 32-bit bus signal connections and descriptions refers to Application Note 137.
Note: For the 8-bit data bus mode, the internal inverter is enabled and connected between BE0N and BE1N, so even
address will enable the BE0N and odd address will enable the BE1N.
相关PDF资料 |
PDF描述 |
|---|---|
| KSZ8842-32MVLI | IC SWITCH ETH 2P 32BIT 128LQFP |
| KSZ8842-PMBL AM TR | IC ETHERNET SW 2PORT 100LFBGA |
| KSZ8842-PMQLI | IC ETHERNET SW 2PORT PCI 128PQFP |
| KSZ8851-16MLLI TR | IC MAC CTLR 1PORT W/BUS 48LQFP |
| KSZ8851-16MLLJ | IC CTLR MAC 1PORT NON-PCI 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8842-16MQL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MQL-EVAL | 功能描述:以太网开发工具 KSZ8842-16MQL Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8842-16MVL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL TR | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL-EVAL | 功能描述:BOARD EVALUATION KSZ8842-16MVL RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。