- 您现在的位置：买卖IC网 > PDF目录30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF资料下载
参数资料
| 型号： | L64118 |
| 厂商： | LSI CORP |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封装： | PLASTIC, BGA-256 |
| 文件页数： | 17/68页 |
| 文件大小： | 877K |
| 代理商： | L64118 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
24
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
CERRn
Channel Data Error
Input
This active LOW input signal indicates that an
uncorrected error occurred in the preceding channel
interface. When CVALID is asserted, CERRn is latched
on the rising edge of CCLK.
CVALID
Channel Data Valid
Input
This active HIGH input signal indicates that CDATA[7:0]
and CERRn are carrying valid data. When CVALID is
asserted, a rising edge of CCLK latches the CDATA[7:0]
signals into the L64118.
MPEG Program Clock Reference (PCR) Recovery
These signals recover the Program Clock Reference (PCR). They
interface to the external VCxO, which provides the 27 MHz clock to the
decoder.
SCLK
27 MHz System Clock
Input
This input provides the clock signal to the L64118. It must
be driven by the external 27 MHz VCxO (the voltage
control input is controlled by SDET and the external
RC lter).
SDET
System Clock Sigma-Delta Control Voltage
Output
This converter output signal from a 16-bit Sigma-Delta
modulator inside the L64118 drives a simple low-pass
lter to produce an analog control voltage to an external
VCxO.
Phase-Locked Loop (PLL)
These signals supply power and ground to the internal PLL, which
generates the internal 54 MHz CPU clock from the external 27 MHz
SCLK input. The 54 MHz internal clock is then divided by two to generate
the internal 27 MHz clock used by other internal modules. Isolate the
PLLVDD and the PLLVSS signals from digital noise and digital logic on
the PCB using layout and bypass ltering techniques.
PLLVDD
PLL Analog VDD
Input
This provides a separate ltered 3.3 V to the PLL circuit
through PLLVDD so that switching noise from the digital
portion of the chip can not affect PLL stability.
118bds Page 24 Wednesday, February 3, 1999 12:37 PM
相关PDF资料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L64133-10GC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。