- 您现在的位置：买卖IC网 > PDF目录30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF资料下载
参数资料
| 型号： | L64118 |
| 厂商： | LSI CORP |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封装： | PLASTIC, BGA-256 |
| 文件页数： | 18/68页 |
| 文件大小： | 877K |
| 代理商： | L64118 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101) 25
PLLVSS
PLL Analog VSS
Input
This provides a separate ground to the PLL circuit
through PLLVSS so that switching noise from the digital
portion of the chip does not affect PLL stability.
External System Bus (EBus)
The EBus comprises a 32-bit wide interface with multiplexed address and
data. Eight address bits are available as demultiplexed bits for an easy
interface to devices that do not need the full address space. All bus
transactions are synchronous to the 27 MHz output CPU_CLK.
A subset of these signals can be programmed to act as general-purpose
I/O signals by setting bit [0] in the General-Purpose Mode register.
AD[31:0]
Multiplexed Address/Data Bus
Bidirectional
AD[31:0] is the multiplexed address/data bus. The
L64118 can be programmed to drive the full address on
this bus at access start. After this address phase the bus
presents write data for a write or the external device
drives data on the bus in a read.
ADDR[7:0]
Demuxed Address Bus
Output
ADDR[7:0] provides eight bits of demultiplexed address
bits. This bus allows some designs to remove the
external address latch on the multiplexed address/data
bus to hold the address throughout the transaction. The
EBus uses byte addressing. All 16-bit devices must
ignore ADDR[0]. All 32-bit devices must ignore
ADDR[1:0].
ALE
Address Latch Enable
Output
This active HIGH signal controls the latches for
demultiplexing the address from the AD bus.
BEn[1:0]
Byte Enables
Output
The four byte enable outputs are asserted during a read
or write transaction on the EBus to control which of the
four byte lanes are enabled. The byte lane selection is
dependent on the width of the transaction (word,
halfword, or byte) and the data width of the external
device (32, 16, or 8 bits).
118bds Page 25 Wednesday, February 3, 1999 12:37 PM
相关PDF资料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L64133-10GC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。