- 您现在的位置：买卖IC网 > PDF目录30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF资料下载
参数资料
| 型号： | L64118 |
| 厂商： | LSI CORP |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封装： | PLASTIC, BGA-256 |
| 文件页数： | 2/68页 |
| 文件大小： | 877K |
| 代理商： | L64118 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
10
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
The L64118’s TR4101 MIPS CPU is part of LSI Logic’s CoreWare
technology. The chip integrates the complete CPU subsystem, including:
CPU (TR4101)
Cache memory for instruction (2x4Kbyte) and data (4 Kbyte) cache
Basic BIU and Cache Controller (BBCC)
Timers (including watchdog timer)
Interrupt Controller
Debugger Building Module (DBX)
Multiply/Divide Unit (MDU)
ICE port (full-duplex, serial receive and transmit port)
CPU-to-Peripheral bus (C2P)
The L64118’s embedded 32-bit MIPS CPU runs at 54 MHz. This clock
rate permits a peak processing rate of 54 MIPS. The chip’s internal CPU
core is implemented in 32-bit architecture, but it can execute both 16-bit
and 32-bit instructions. The L64118 has a 16-bit data interface to
external SDRAM, and a 32-bit data interface to the external system bus
(EBus). The CPU operates in Big Endian1 mode.
Since most transport processing and ltering is implemented in
hardware, much of the CPU’s processing power can be devoted to
system processing. The chip includes address decoding logic for directly
interfacing to external memory (FLASH, SDRAM) without requiring
external glue logic.
The interface between the CPU subsystem and the rest of the L64118 is
implemented by the C2P unit. The C2P module translates 32-bit data
accesses by the CPU to 8- and 16-bit data accesses on the Peripheral
Bus, which connects all other blocks. The PBus is synchronous to the
27 MHz system clock.
Transport Demultiplexer Block
The transport demultiplexer block processes the transport stream data
coming from the channel interface. The input of the L64118 transport
block interfaces to the channel decoder; the output interfaces to the
1. Big-Endian means that the address of a multiple-byte data type is the address of its most
signicant byte.
118bds Page 10 Wednesday, February 3, 1999 12:37 PM
相关PDF资料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L64133-10GC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。