- 您现在的位置：买卖IC网 > Datasheet目录336 > LC4064ZC-EV (Lattice Semiconductor Corporation)BOARD EVAL FOR ISPMACH 4064ZC Datasheet资料下载
参数资料
| 型号： | LC4064ZC-EV |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 12/99页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ISPMACH 4064ZC |
| 标准包装： | 1 |
| 系列： | ispMACH®4000Z |
| 类型： | CPLD |
| 适用于相关产品： | LC4064ZC |
| 所含物品： | 板，线缆，电源 |
| 其它名称： | LC4064ZCEV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
? LVTTL
? LVCMOS 3.3
? LVCMOS 1.8
? 3.3V PCI Compatible
? LVCMOS 2.5
All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, Pull-up Resistor or Pull-down
Resistor. A fourth option is to provide none of these. The selection is done on a global basis. The default in both
hardware and software is such that when the device is erased or if the user does not specify, the input structure is
configured to be a Pull-up Resistor.
Each ispMACH 4000 device I/O has an individually programmable output slew rate control bit. Each output can be
individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew set-
ting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflec-
tions, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the
fast slew rate can be used to achieve the highest speed.
Global OE Generation
Most ispMACH 4000 family devices have a 4-bit wide Global OE Bus, except the ispMACH 4032 device that has a
2-bit wide Global OE Bus. This bus is derived from a 4-bit internal global OE PT bus and two dual purpose I/O or
GOE pins. Each signal that drives the bus can optionally be inverted.
Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a
256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10
show a graphical representation of the global OE generation.
Figure 9. Global OE Generation for All Devices Except ispMACH 4032
Internal Global OE
PT Bus
(4 lines)
Global OE
4-Bit
Global OE Bus
Shared PTOE
(Block 0)
Shared PTOE
(Block n)
Global
Fuses
GOE (0:3)
to I/O cells
Fuse connection
Hard wired
12
相关PDF资料 |
PDF描述 |
|---|---|
| LCMXO2280C-C-EVN | BOARD CONTROL EVAL MACHXO |
| LDB100-024SW | LED POWER SUPPLY 24V 0-4A 100W |
| LDB150-048SW | LED POWER SUPPLY 24V-48V 3.125A |
| LDB200-048SW | LED POWER SUPPLY 24V-48V 4.2A |
| LDB75-048SW | LED POWER SUPPLY 24V-48V 1.56A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC4064ZE4MN100C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100CES | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100I | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100IES | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN144C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
发布紧急采购，3分钟左右您将得到回复。