- 您现在的位置：买卖IC网 > Datasheet目录336 > LC4064ZC-EV (Lattice Semiconductor Corporation)BOARD EVAL FOR ISPMACH 4064ZC Datasheet资料下载
参数资料
| 型号： | LC4064ZC-EV |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 3/99页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ISPMACH 4064ZC |
| 标准包装： | 1 |
| 系列： | ispMACH®4000Z |
| 类型： | CPLD |
| 适用于相关产品： | LC4064ZC |
| 所含物品： | 板，线缆，电源 |
| 其它名称： | LC4064ZCEV |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
Lattice Semiconductor
Figure 1. Functional Block Diagram
ispMACH 4000V/B/C/Z Family Data Sheet
I/O
Block
I/O
Block
ORP
ORP
16
16
Generic
Logic
Block
Generic
Logic
Block
16
36
16
36
16
36
16
36
Generic
Logic
Block
Generic
Logic
Block
16
16
ORP
ORP
I/O
Block
I/O
Block
The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can
support a variety of standards independent of the chip or bank power supply. Outputs support the standards com-
patible with the power supply provided to the bank. Support for a variety of standards helps designers implement
designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is con-
nected to V CCO of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.
ispMACH 4000 Architecture
There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has
36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be
connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still
must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and
predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associ-
ated I/O cells in the I/O block.
Generic Logic Block
The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock
generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decou-
pled from macrocells through the ORP. Figure 2 illustrates the GLB.
3
相关PDF资料 |
PDF描述 |
|---|---|
| LCMXO2280C-C-EVN | BOARD CONTROL EVAL MACHXO |
| LDB100-024SW | LED POWER SUPPLY 24V 0-4A 100W |
| LDB150-048SW | LED POWER SUPPLY 24V-48V 3.125A |
| LDB200-048SW | LED POWER SUPPLY 24V-48V 4.2A |
| LDB75-048SW | LED POWER SUPPLY 24V-48V 1.56A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC4064ZE4MN100C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100CES | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100I | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN100IES | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
| LC4064ZE4MN144C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs |
发布紧急采购，3分钟左右您将得到回复。