- 您现在的位置：买卖IC网 > PDF目录9165 > LMK04033BISQE/NOPB (National Semiconductor)IC CLOCK CONDITIONER PREC 48LLP PDF资料下载
参数资料
| 型号： | LMK04033BISQE/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 65/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CONDITIONER PREC 48LLP |
| 标准包装： | 1 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | LVCMOS，LVDS，2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:6 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 2.16GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 标准包装 |
| 产品目录页面： | 1275 (CN2011-ZH PDF) |
| 其它名称： | LMK04033BISQEDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VCPout2=VCC/2, PLL2_CP_GAIN
100
= 00b
VCPout2=VCC/2, PLL2_CP_GAIN
400
= 01b
PLL2 Charge Pump Source
ICPoutSOURCE
A
Current (9)
VCPout2=VCC/2, PLL2_CP_GAIN
1600
= 10b
VCPout2=VCC/2, PLL2_CP_GAIN
3200
= 11b
VCPout2=VCC/2, PLL2_CP_GAIN
-100
= 00b
VCPout2=VCC/2, PLL2_CP_GAIN
-400
= 01b
PLL2 Charge Pump Sink
ICPoutSINK
A
Current (9)
VCPout2=VCC/2, PLL2_CP_GAIN
-1600
= 10b
VCPout2=VCC/2, PLL2_CP_GAIN
-3200
= 11b
Charge Pump Sink/Source
ICPout2%MIS
VCPout2=VCC/2, TA = 25 °C
3
10
%
Mismatch
Magnitude of Charge Pump
0.5 V < VCPout2 < VCC - 0.5 V
ICPout2VTUNE
Current vs. Charge Pump
4
%
TA = 25 °C
Voltage Variation
Charge Pump Current vs.
ICPout2%TEMP
4
%
Temperature Variation
ICPout2TRI
Charge Pump Leakage
0.5 V < VCPout2 < VCC - 0.5 V
10
nA
PLL 1/f Noise at 10 kHz offset
PLL2_CP_GAIN = 400 A
-117
PN10kHz
(10). Normalized to
dBc/Hz
PLL2_CP_GAIN = 3200 A
-122
1 GHz Output Frequency
PLL2_CP_GAIN = 400 A
-219
Normalized Phase Noise
PN1Hz
dBc/Hz
Contribution (11)
PLL2_CP_GAIN = 3200 A
-224
Internal VCO Specifications
LMK040x0
1185
1296
LMK040x1
1430
1570
fVCO
VCO Tuning Range
MHz
LMK040x2
1600
1750
LMK040x3
1840
2160
LMK040x0, TA = 25 °C, single-
3
ended
LMK040x1, TA = 25 °C, single-
3
ended
VCO Output power to a
LMK040x2, TA = 25 °C, single-
PVCO
2
dBm
50
Ω load driven by Fout
ended
LMK040x3, TA = 25 °C, single-
0
ended 1840 MHz
LMK040x3, TA = 25 °C, single-
-5
ended 2160 MHz
(9)
This parameter is programmable
(10) A specification in modeling PLL in-band phase noise is the 1/f flicker noise, LPLL_flicker(f), which is dominant close to the carrier. Flicker
noise has a 10 dB/decade slope. PN10kHz is normalized to a 10 kHz offset and a 1 GHz carrier frequency. PN10kHz = LPLL_flicker(10
kHz) - 20log(Fout / 1 GHz), where LPLL_flicker(f) is the single side band phase noise of only the flicker noise's contribution to total noise,
L(f). To measure LPLL_flicker(f) it is important to be on the 10 dB/decade slope close to the carrier. A high compare frequency and a clean
crystal are important to isolating this noise source from the total phase noise, L(f). LPLL_flicker(f) can be masked by the reference
oscillator performance if a low power or noisy source is used. The total PLL inband phase noise performance is the sum of LPLL_flicker(f)
and LPLL_flat(f).
(11) A specification modeling PLL in-band phase noise. The normalized phase noise contribution of the PLL, LPLL_flat(f), is defined as:
PN1HZ=LPLL_flat(f)-20log(N)-10log(fCOMP). LPLL_flat(f) is the single side band phase noise measured at an offset frequency, f, in a 1 Hz
bandwidth and fCOMP is the phase detector frequency of the synthesizer. LPLL_flat(f) contributes to the total noise, L(f).
Copyright 2008–2011, Texas Instruments Incorporated
9
相关PDF资料 |
PDF描述 |
|---|---|
| MS27468E21A2P | CONN RCPT 65POS JAM NUT W/PINS |
| VI-BWL-MY-F4 | CONVERTER MOD DC/DC 28V 50W |
| VI-BWL-MY-F3 | CONVERTER MOD DC/DC 28V 50W |
| AD5204BR100 | IC DGTL POT QUAD 256POS 24-SOIC |
| AD5204BN50 | IC DGTL POT QUAD 256POS 24-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04033BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04033BISQX/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04100 | 制造商:TI 制造商全称:Texas Instruments 功能描述:LMK04100 Family Clock Jitter Cleaner with Cascaded PLLs |
| LMK04100EVAL/NOPB | 功能描述:时钟和定时器开发工具 LMK04100 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| LMK04100SQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。