- 您现在的位置：买卖IC网 > PDF目录180125 > M29F400FB55M3F2 256K X 16 FLASH 5V PROM, 55 ns, PDSO44 PDF资料下载
参数资料
| 型号： | M29F400FB55M3F2 |
| 元件分类： | PROM |
| 英文描述： | 256K X 16 FLASH 5V PROM, 55 ns, PDSO44 |
| 封装： | 0.500 INCH, ROHS COMPLIANT, PLASTIC, SOP-44 |
| 文件页数： | 11/65页 |
| 文件大小： | 1669K |
| 代理商： | M29F400FB55M3F2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
M29FxxxFT, M29FxxxFB
Signal Descriptions
19/65
2
Signal Descriptions
of the signals connected to this device.
2.1
Address Inputs (A0-A19).
The Address Inputs select the cells in the memory array to access during Bus Read
operations. During Bus Write operations they control the commands sent to the Command
Interface of the Program/Erase Controller.
2.2
Data Inputs/Outputs (DQ0-DQ7).
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation. During Bus Write operations they represent the commands sent to the Command
Interface of the Program/Erase Controller.
2.3
Data Inputs/Outputs (DQ8-DQ14).
The Data Inputs/Outputs output the data stored at the selected address during a Bus Read
operation when BYTE is High, VIH. When BYTE is Low, VIL, these pins are not used and are
high impedance. During Bus Write operations the Command Register does not use these
bits. When reading the Status Register these bits should be ignored.
2.4
Data Input/Output or Address Input (DQ15A-1).
When BYTE is High, VIH, this pin behaves as a Data Input/Output pin (as DQ8-DQ14).
When BYTE is Low, VIL, this pin behaves as an address pin; DQ15A–1 Low will select the
LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout
the text consider references to the Data Input/Output to include this pin when BYTE is High
and references to the Address Inputs to include this pin when BYTE is Low except when
stated explicitly otherwise.
2.5
Chip Enable (E).
The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to
be performed. When Chip Enable is High, VIH, all other pins are ignored.
2.6
Output Enable (G).
The Output Enable, G, controls the Bus Read operation of the memory.
相关PDF资料 |
PDF描述 |
|---|---|
| M29F400FB5AN6F2 | 256K X 16 FLASH 5V PROM, 55 ns, PDSO48 |
| M29W800B-120N5RTR | 1M X 8 FLASH 3V PROM, 120 ns, PDSO48 |
| M29W800T-150M6 | 1M X 8 FLASH 3V PROM, 150 ns, PDSO44 |
| M29W800FB9N3F | 512K X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| M2CT-90A1-24ER | PUSHBUTTON SWITCH, DPST, MOMENTARY, PANEL MOUNT-THREADED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M29F400FB55M3F2 TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 44SO |
| M29F400FB55M3T2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays |
| M29F400FB55N3E2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 48TSOP |
| M29F400FB55N3F2 | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE 5V - Tape and Reel |
| M29F400FB55N3F2 TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 55NS 48TSOP |
发布紧急采购，3分钟左右您将得到回复。