- 您现在的位置：买卖IC网 > PDF目录299435 > M50FLW080AN5G (STMICROELECTRONICS) 1M X 8 FLASH 3V PROM, 11 ns, PDSO40 PDF资料下载
参数资料
| 型号： | M50FLW080AN5G |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | PROM |
| 英文描述： | 1M X 8 FLASH 3V PROM, 11 ns, PDSO40 |
| 封装： | 10 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-40 |
| 文件页数： | 11/64页 |
| 文件大小： | 534K |
| 代理商： | M50FLW080AN5G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
M50FLW080A, M50FLW080B
Bus operations
3.2
Address/Address multiplexed (A/A Mux) bus operations
The Address/Address Multiplexed (A/A Mux) Interface has a more traditional-style interface.
The signals consist of a multiplexed address signals (A0-A10), data signals, (DQ0-DQ7) and
three control signals (RC, G, W). An additional signal, RP, can be used to reset the memory.
The Address/Address Multiplexed (A/A Mux) Interface is included for use by Flash
Programming equipment for faster factory programming. Only a subset of the features
available to the Firmware Hub (FWH)/Low Pin Count (LPC) Interface are available; these
include all the Commands but exclude the Security features and other registers.
The following operations can be performed using the appropriate bus cycles: Bus Read, Bus
Write, Output Disable and Reset.
When the Address/Address Multiplexed (A/A Mux) Interface is selected, all the blocks are
unprotected. It is not possible to protect any blocks through this interface.
3.2.1
Bus Read
Bus Read operations are used to read the contents of the Memory Array, the Electronic
Signature or the Status Register. A valid Bus Read operation begins by latching the Row
Address and Column Address signals into the memory using the Address Inputs, A0-A10,
and the Row/Column Address Select RC. Write Enable (W) and Interface Reset (RP) must
be High, VIH, and Output Enable, G, Low, VIL. The Data Inputs/Outputs will output the value,
according to the timing constraints specified in Figure 16, and Table 28.
3.2.2
Bus Write
Bus Write operations are used to write to the Command Interface. A valid Bus Write
operation begins by latching the Row Address and Column Address signals into the
memory using the Address Inputs, A0-A10, and the Row/Column Address Select RC. The
data should be set up on the Data Inputs/Outputs; Output Enable, G, and Interface Reset,
RP, must be High, VIH; and Write Enable, W, must be Low, VIL. The Data Inputs/Outputs are
latched on the rising edge of Write Enable, W. See Figure 17, and Table 29, for details of the
timing requirements.
3.2.3
Output Disable
The data outputs are high-impedance when the Output Enable, G, is at VIH.
3.2.4
Reset
During the Reset mode, all internal circuits are switched off, the device is deselected, and
the outputs are put at high-impedance. The device is in the Reset mode when RP is Low,
VIL. RP must be held Low, VIL for tPLPH. If RP goes Low, VIL, during a Program or Erase
operation, the operation is aborted, and the affected memory cells no longer contain valid
data. The memory can take up to tPLRH to abort a Program or Erase operation.
相关PDF资料 |
PDF描述 |
|---|---|
| M50FLW080BN5G | 1M X 8 FLASH 3V PROM, 11 ns, PDSO40 |
| M5218 | CAP .68UF 50V ELECT MVK BI SMD |
| M5278L12 | 12 V FIXED POSITIVE REGULATOR, PBCY3 |
| M54193P | TELEPHONE RINGER CKT, PDIP8 |
| M54HC4066F1 | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, CDIP14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M50FLW080AN5P | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory |
| M50FLW080AN5T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory |
| M50FLW080AN5TG | 功能描述:IC FLASH 8MBIT 33MHZ 40TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:移动 SDRAM 存储容量:256M（8Mx32） 速度:133MHz 接口:并联 电源电压:1.7 V ~ 1.95 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:带卷 (TR) 其它名称:557-1327-2 |
| M50FLW080AN5TP | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory |
| M50FLW080ANB5 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit (13 x 64KByte Blocks + 3 x 16 x 4KByte Sectors), 3V Supply Firmware Hub / Low Pin Count Flash Memory |
发布紧急采购，3分钟左右您将得到回复。