- 您现在的位置：买卖IC网 > PDF目录180233 > M59DR032F100N1T (NUMONYX) 2M X 16 FLASH 1.8V PROM, 100 ns, PDSO48 PDF资料下载
参数资料
| 型号： | M59DR032F100N1T |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 2M X 16 FLASH 1.8V PROM, 100 ns, PDSO48 |
| 封装： | 12 X 20 MM, PLASTIC, TSOP-48 |
| 文件页数： | 11/38页 |
| 文件大小： | 270K |
| 代理商： | M59DR032F100N1T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
19/38
M59DR032A, M59DR032B
POWER SUPPLY
Power Down
The memory provides Reset/Power Down control
input RP. The Power Down function can be acti-
vated only if the relevant Configuration Register bit
is set to ’1’. In this case, when the RP signal is
pulled at VSS the supply current drops to typically
ICC2 (see Table 22), the memory is deselected and
the outputs are in high impedance.If RP is pulled
to VSS during a Program or Erase operation, this
operation is aborted in tPLQ7V and the memory
content is no longer valid (see Reset/Power Down
input description).
Power Up
The memory Command Interface is reset on Pow-
er Up to Read Array. Either E or W must be tied to
VIH during Power Up to allow maximum security
and the possibility to write a command on the first
rising edge of W.
Supply Rails
Normal precautions must be taken for supply volt-
age decoupling; each device in a system should
have the VDD rails decoupled with a 0.1F capac-
itor close to the VDD, VDDQ and VSS pins. The PCB
trace widths should be sufficient to carry the re-
quired VDD program and erase currents.
Table 21. Program, Erase Times and Program, Erase Endurance Cycles
(TA = 0 to 70°C; VDD = VDDQ = 1.65V to 2.2V, VPP = VDD unless otherwise specified)
Note: 1. Max values refer to the maximum time allowed by the internal algorithm before error bit is set. Worst case conditions program or
erase should perform significantly better.
2. Excludes the time needed to execute the sequence for program instruction.
Parameter
M59DR032
Unit
Min
Max (1)
Typ
Typical after
100k W/E Cycles
Parameter Block (4 KWord) Erase (Preprogrammed)
2.5
0.15
0.4
sec
Main Block (32 KWord) Erase (Preprogrammed)
10
1
3
sec
Bank Erase (Preprogrammed, Bank A)
2
6
sec
Bank Erase (Preprogrammed, Bank B)
10
30
sec
Chip Program (2)
20
25
sec
Chip Program (DPG, VPP = 12V)
(2)
10
sec
Word Program
200
10
s
Program/Erase Cycles (per Block)
100,000
cycles
相关PDF资料 |
PDF描述 |
|---|---|
| M5F7924 | 24 V FIXED NEGATIVE REGULATOR, PSFM3 |
| M5F7920 | 20 V FIXED NEGATIVE REGULATOR, PSFM3 |
| M5F7918 | 18 V FIXED NEGATIVE REGULATOR, PSFM3 |
| M5F7915 | 15 V FIXED NEGATIVE REGULATOR, PSFM3 |
| M5F7910 | 10 V FIXED NEGATIVE REGULATOR, PSFM3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M59DR032F100N6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032F100ZB1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032F100ZB6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032F120N1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
| M59DR032F120N6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Dual Bank, Page Low Voltage Flash Memory |
发布紧急采购，3分钟左右您将得到回复。