- 您现在的位置：买卖IC网 > PDF目录80410 > MB90F543GPF-GE1 (FUJITSU LTD) 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | MB90F543GPF-GE1 |
| 厂商： | FUJITSU LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 20 MM, 3.35 MM HEIGHT, 0.65 MM PITCH, ROHS COMPLIANT, PLASTIC, QFP-100 |
| 文件页数： | 49/72页 |
| 文件大小： | 1798K |
| 代理商： | MB90F543GPF-GE1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MB90540G/545G Series
DS07-13703-7E
53
(8) Hold Timing
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC
= 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = 40 °C to + 105 °C)
(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):
VCC
= 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = 40 °C to + 105 °C)
Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed.
(9) UART0/1, Serial I/O Timing
(MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC
= 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = 40 °C to + 105 °C)
(Other than MB90543G(S)/547G(S)/548G(S)/F548GL(S):
VCC
= 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = 40 °C to + 105 °C)
Note :
AC characteristic in CLK synchronized mode.
CL is load capacity value of pins when testing.
For tCP (Machine clock cycle time) , refer to “ (1) Clock Timing”.
Parameter
Symbol
Pin name
Condition
Value
Units
Remarks
Min
Max
Pin floating
→ HAK↓ time
tXHAL
HAK
30
tCP
ns
HAK
↑ time → Pin valid time
tHAHV
HAK
tCP
2 tCP
ns
Parameter
Symbol
Pin name
Condition
Value
Units Remarks
Min
Max
Serial clock cycle time
tSCYC
SCK0 to SCK2
Internal clock opera-
tion output pins are
CL
= 80 pF + 1 TTL.
8 tCP
ns
SCK
↓ → SOT delay time
tSLOV
SCK0 to SCK2,
SOT0 to SOT2
80
80
ns
Valid SIN
→ SCK↑
tIVSH
SCK0 to SCK2,
SIN0 to SIN2
100
ns
SCK
↑ → Valid SIN hold time
tSHIX
SCK0 to SCK2,
SIN0 to SIN2
60
ns
Serial clock “H” pulse width
tSHSL
SCK0 to SCK2
External clock oper-
ation output pins are
CL
= 80 pF + 1 TTL.
4 tCP
ns
Serial clock “L” pulse width
tSLSH
SCK0 to SCK2
4 tCP
ns
SCK
↓ → SOT delay time
tSLOV
SCK0 to SCK2,
SOT0 to SOT2
150
ns
Valid SIN
→ SCK↑
tIVSH
SCK0 to SCK2,
SIN0 to SIN2
60
ns
SCK
↑ → Valid SIN hold time
tSHIX
SCK0 to SCK2,
SIN0 to SIN2
60
ns
HAK
tXHAL
tHAHV
2.4 V
0.8 V
2.4 V
0.8 V
Each pin
High impedance
Hold Timing
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S12XF384J0CLMR | MICROCONTROLLER, PQFP112 |
| MPC8555ECVTAJE | RISC PROCESSOR, PBGA783 |
| MPC8360EVVAGDHA | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA740 |
| MB95F263HP-G-SH-SNE2 | 8-BIT, FLASH, MICROCONTROLLER, PDIP24 |
| MB96F379RWAPMC1-GSE2 | 16-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB90F543GPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F543GSPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F543GSPMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F543PFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F546GPFR-GE1 | 制造商:FUJITSU 功能描述: |
发布紧急采购，3分钟左右您将得到回复。