- 您现在的位置：买卖IC网 > PDF目录132984 > MB9AF311MPMC 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MB9AF311MPMC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80 |
| 封装： | 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件页数： | 47/114页 |
| 文件大小： | 1357K |
| 代理商： | MB9AF311MPMC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
38
10.10.3 Brown-out Detector
If the brown-out detector is not needed by the application, this module should be turned off. If the brown-out detector is
enabled by the BODLEVEL fuses, it will be enabled in all sleep modes, and hence, always consume power. In the deeper
sleep modes, this will contribute significantly to the total current consumption. Refer to
Section 11.5 “Brown-out Detection” on page 43 for details on how to configure the brown-out detector.
10.10.4 Internal Voltage Reference
The internal voltage reference will be enabled when needed by the brown-out detection, the analog comparator or the ADC.
If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will
not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If
the reference is kept on in sleep mode, the output can be used immediately. Refer to
Section 11.7 “Internal Voltage Reference” on page 44 for details on the start-up time.
10.10.5 Watchdog Timer
If the watchdog timer is not needed in the application, the module should be turned off. If the watchdog timer is enabled, it
will be enabled in all sleep modes and hence always consume power. In the deeper sleep modes, this will contribute
significantly to the total current consumption. Refer to Section 11.8 “Watchdog Timer” on page 45 for details on how to
configure the watchdog timer.
10.10.6 Port Pins
When entering a sleep mode, all port pins should be configured to use minimum power. The most important is then to ensure
that no pins drive resistive loads. In sleep modes where both the I/O clock (clkI/O) and the ADC clock (clkADC) are stopped,
the input buffers of the device will be disabled. This ensures that no power is consumed by the input logic when not needed.
In some cases, the input logic is needed for detecting wake-up conditions, and it will then be enabled. Refer to the section
Section 14.2.5 “Digital Input Enable and Sleep Modes” on page 68 for details on which pins are enabled. If the input buffer is
enabled and the input signal is left floating or have an analog signal level close to VCC/2, the input buffer will use excessive
power.
For analog input pins, the digital input buffer should be disabled at all times. An analog signal level close to VCC/2 on an input
pin can cause significant current even in active mode. Digital input buffers can be disabled by writing to the digital input
disable registers (DIDR1 and DIDR0). Refer to Section 23.3.3 “DIDR1 – Digital Input Disable Register 1” on page 212 and
10.10.7 On-chip Debug System
If the on-chip debug system is enabled by the DWEN fuse and the chip enters sleep mode, the main clock source is enabled
and hence always consumes power. In the deeper sleep modes, this will contribute significantly to the total current
consumption.
10.11 Register Description
10.11.1 SMCR – Sleep Mode Control Register
The sleep mode control register contains control bits for power management.
Bits [7:4]: Reserved
These bits are unused in the Atmel ATmega48PA/88PA/168PA, and will always be read as zero.
Bits 3:1 – SM[2:0]: Sleep Mode Select Bits 2, 1, and 0
These bits select between the five available sleep modes as shown in Table 10-2.
Bit
7654
3210
––––
SM2
SM1
SM0
SE
SMCR
Read/Write
RRRR
R/W
Initial Value
0000
相关PDF资料 |
PDF描述 |
|---|---|
| MSP430G2152IRSA16 | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16 |
| M37704E2EFP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MSM65544-JS | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQCC68 |
| MSM65516SS | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDIP64 |
| MSM65P512JS | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB9AF312KPMC1-G-JNE2 | 功能描述:ARM? Cortex?-M3 FM3 MB9A310K Microcontroller IC 32-Bit 40MHz 160KB (160K x 8) FLASH 52-LQFP (10x10) 制造商:cypress semiconductor corp 系列:FM3 MB9A310K 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO，I2C，LIN，UART/USART，USB 外设:DMA，LVD，POR，PWM，WDT I/O 数:36 程序存储容量:160KB（160K x 8） 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:16K x 8 电压 - 电源（Vcc/Vdd）:2.7 V ~ 5.5 V 数据转换器:A/D 8x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C（TA） 封装/外壳:52-LQFP 供应商器件封装:52-LQFP（10x10） 标准包装:160 |
| MB9AF312KPMC-ES-E1 | 制造商:FUJITSU 功能描述: |
| MB9AF312KPMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB9AF312KPMC-G-JNE2 | 功能描述:ARM? Cortex?-M3 FM3 MB9A310K Microcontroller IC 32-Bit 40MHz 160KB (160K x 8) FLASH 48-LQFP (7x7) 制造商:cypress semiconductor corp 系列:FM3 MB9A310K 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO，I2C，LIN，UART/USART，USB 外设:DMA，LVD，POR，PWM，WDT I/O 数:36 程序存储容量:160KB（160K x 8） 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:16K x 8 电压 - 电源（Vcc/Vdd）:2.7 V ~ 5.5 V 数据转换器:A/D 8x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C（TA） 封装/外壳:48-LQFP 供应商器件封装:48-LQFP（7x7） 标准包装:250 |
| MB9AF312KQN-ES-AWE2 | 制造商:FUJITSU 功能描述: |
发布紧急采购，3分钟左右您将得到回复。