参数资料
型号: MC145572
厂商: Motorola, Inc.
英文描述: ISDN U-Interface Transceiver(ISDN U接口收发器)
中文描述: 综合业务数字网U型接口收发器(综合业务数字网ü接口收发器)
文件页数: 118/264页
文件大小: 2832K
代理商: MC145572
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页当前第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页
MC145572
7–2
MOTOROLA
The eoc subchannel can operate in one of three modes. The eoc register, R6, can be updated and
an interrupt generated on every received eoc frame, and on a successful trinal–check of a new eoc
frame. This applies to the NT and LT modes of operation. In NT mode, the MC145572 also provides
an Automatic eoc Processor for automatic decoding and response to the ANSI T1.601–1992 eoc mes-
sages. The R6 update occurs only when Superframe Sync, NR2(b1), has been detected and set to
a 1. When the microcontroller writes to eoc register R6, the new eoc word is loaded into the Superframe
Framer on the next eoc frame boundary, assuming the automatic eoc mode is not enabled. These
modes are selected by eoc Control 1 and eoc Control 0, BR9(b7:b6).
In Trinal–Check mode, R6 is updated when three consecutively received eoc frames are the same.
When the automatic eoc mode with trinal–check has been selected and the U–interface transceiver
is operating as an NT, the decoded eoc is acted on when a valid trinal–check has occurred and R6
is updated.
R6 can be configured to update on every eoc frame by setting eoc Control 1 and eoc Control 0,
BR9(b7:b6), each to a 1. The update occurs every 6 ms, even if no change has been detected between
eoc frames. This mode must be used for proprietary and non–ISDN basic rate applications.
CAUTION
Read text in
Section 4.4.10
concerning Trinal–Check mode very carefully.
R6 is updated in all modes of operation. This permits an external microcontroller to monitor eoc mes-
sages when the Automatic eoc Processor is enabled in NT mode. R6 is updated at the mid–point
or at the end of a superframe.
Regardless of the mode of operation, an update of R6 generates an interrupt whenever Enable IRQ2,
NR4(b2), is set to a 1.
The M4 subchannel operates in one of four modes set in BR9(b5:b4). The received M4 data from the
Superframe Deframer is available in BR1. The transmitted M4 subchannel data is written to Byte reg-
ister BR0. See BR9 in
Section 4.4.10
and Verified
act
and Verified
dea
, BR3(b2:b1), in
Sec-
tion 4.4.4
for more details on the M4 channel register operations. When set to a 1, the M4 Trinal Mode
bit, OR7(b0), configures the M4
uoa
,
sai
,
dea
, and
act
bits to be updated after a trinal–check. See
descriptions for BR0, BR9, and OR7 for more details.
M4 Control mode 0,0 is the dual consecutive mode of operation with automatic verification of the M4
act
bit in LT and NT modes and automatic verification of the M4
dea
bit in NT mode. In this mode,
once Superframe Sync, NR2(b1), is set to a 1, BR1 and Verified
act
, BR3(b2), are updated when the
Superframe Deframer detects that an M4 channel bit has changed state and has remained in that
state for two consecutive superframes. The M4 maintenance subchannel bits
act
,
dea
,
sai
, and
uoa
can be configured for trinal–checking by setting OR7(b0) to a 1.
When OR7(b0) is set to a 1, the received M4 bit positions in BR1 corresponding to
act
,
dea
,
sai
,
and
uoa
are updated on a trinal–check regardless of the programmed M4 Control bits in BR9(b5, b4).
The remaining bits in BR1 are updated according to the programmed M4 Control bits in BR9(b5, b4).
Note that the Verified
act
/
dea
mode BR9(b5, b4) = 0,0 operates on trinal–checked M4
act
and
dea
bits when OR7(b0) is a 1. See Table 4–7 and
Sections 4.4.10
and
4.5.8
.
In either the LT or NT modes of operation, customer data transparency is achieved by the logical OR
of Verified
act
, BR3(b3), and Customer Enable, NR2(b0). This means when the received M4
act
bit
is a 1 and the M4 channel is configured in the Verified
act
/
dea
mode, data transparency is automati-
cally enabled. If the Verified
act
/
dea
mode is not enabled, Customer Enable, NR2(b0), must be set
to a 1 to permit transmission of 2B+D data onto the U–interface.
When Customer Enable, NR2(b0), is set to a 1, data transparency occurs on the next IDL frame
boundary, not the next superframe boundary. The recommended procedure is for firmware in NT1 to
assert the
act
bit, BR0(b7), to a 1 after it has determined that NT1 is ready for layer two transmission.
This should be immediately followed by setting Customer Enable, NR2(b0), to a 1. Section 6.4.6.6 of
相关PDF资料
PDF描述
MC145576 ISDN NT1(ISDN 网络终端)
MC14557BCL 1-to-64 Bit Variable Length Shift Register
MC14557BFEL 1-to-64 Bit Variable Length Shift Register
MC14557BDWR2 RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85%
MC14557 1-to-64 Bit Variable Length Shift Register
相关代理商/技术参数
参数描述
MC145572AAC 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC145572ACR2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AEI 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AFN 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC145572APB 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)