- 您现在的位置：买卖IC网 > PDF目录371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收发器) PDF资料下载
参数资料
| 型号： | MC145572 |
| 厂商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收发器) |
| 中文描述： | 综合业务数字网U型接口收发器（综合业务数字网ü接口收发器） |
| 文件页数： | 123/264页 |
| 文件大小： | 2832K |
| 代理商： | MC145572 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页当前第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页
MC145572
7–7
MOTOROLA
The
crc
Corrupt mode bit, OR9(b2), modifies the operation of
crc
Corrupt, BR8(b3). When OR9(b2)
is a 1, the operation of the
crc
Corrupt bit, BR8(b3), is modified so that a corrupt
crc
is transmitted
only to the end of the current U–interface superframe. Then BR8(b3) is cleared to a 0. If it is desired
to corrupt the transmitted
crc
again, then BR8(3) must be set to a 1 again. This is very useful for
digital loop carrier applications, since software does not have to clear BR8(b3) in order to guarantee
a one–to–one correspondence between
crc
received from the digital loop carrier system and
crc
s
transmitted onto the U–interface. For digital loop carrier applications, BR9(b1) is set to a 1 if it is
desired to have end–to–end performance monitoring. The outgoing
febe
should be updated at the
same time that the outgoing M4 channel register is updated. This update should be done for every
superframe.
This section provides details on when interrupts are generated and when the internal Superframe
Framer reads maintenance channel registers to include their contents in the outgoing transmitted
superframe. This information is particularly useful when designing LUNT and LULT line cards for digital
loop carrier systems. The basic frames and Quat positions are numbered as in the ANSI T1.601 specifi-
cation. A Quat is the ANSI T1.601 term for the symbols transmitted over the U–interface. Basic frames
are numbered from 1 through 8. The Quats in each basic frame are numbered from 1 through 120.
The M4, M5/M6, and eoc maintenance subchannels can be used for signalling in proprietary applica-
tions. When the M4 or M5/M6 subchannels are configured to update on every received frame in the
subchannel, the update interval is 12 ms or once every superframe. The receive data interrupt for
the M5/M6 subchannel occurs at the end of basic frame 4. The receive data interrupt for the M4 channel
occurs at the end of the superframe or basic frame 8. See Figures 7–1, 7–2 and 7–3, and register
BR9 description for more details.
When the eoc subchannel is configured to update on every received eoc frame, the update interval
is 6 ms, or twice each superframe. The eoc receive data interrupt can occur at the end of basic frame
4 or at the end of basic frame 8. See register description for BR9 for more details.
The receive and transmit registers for the maintenance channels are double buffered. Figure 7–2 indi-
cates where maintenance channel registers are updated from the superframe received at NT. Fig-
ure 7–2 also indicates the points where the U–interface transceiver transfers data from the mainte-
nance channel registers into the transmitted superframe when the MC145572 is configured for NT
mode. Figure 7–3 indicates where maintenance channel registers are updated from the superframe
received at the LT end of the loop. Figure 7–3 also indicates the points where the U–interface transceiv-
er transfers data from the maintenance channel registers into the transmitted superframe when the
MC145572 is configured for LT mode.
For digital loop carrier applications, maintenance channel registers R6, BR1, and BR3 must be pro-
grammed to update on every received frame. Do not use trinal or dual consecutive checking. The
reason for this, is intermediate nodes need to do local processing of the eoc messages and must
transmit the messages upstream or downstream on a frame–by–frame basis. See explanations for
Byte register 9. Note that the eoc maintenance subchannel R6 is updated with a new received eoc
message twice each superframe. The MC145572 should be configured so that interrupts are generated
when BR1, BR3, and R6 are updated. See explanations for Nibble registers 3 and 4. The interrupt
for BR3 (IRQ0) may not need to be enabled, since BR3 is updated at the same time as R6 at the
end of a superframe. When an interrupt occurs, data can be read from the appropriate maintenance
channel register (BR1, BR3, or R6) and transmitted over the digital loop carrier system. At this time,
the maintenance channel data that has been received from the digital loop carrier system can be written
to the registers for the outgoing superframe (BR0, BR2, or R6).
If the M4 channel and eoc interrupts are enabled to occur on the reception of every frame, it is possible
for the software to determine if eoc interrupt has occurred at the end of basic frame 4 or at the end
of basic frame 8. When eoc interrupt occurs at the end of basic frame 4, eoc interrupt status bit,
NR3(b2), is set and M4 channel interrupt status bit, NR3(b1), is clear assuming that M4 channel regis-
ter, BR1, was read immediately following the previous M4 channel interrupt. When eoc interrupt and
M4 interrupts occur at the end of basic frame 8, both NR3(b2) and NR3(b1) are set.
The MC145572 does not provide any direct mechanism whereby an external microcontroller can
determine when registers, for outgoing maintenance data, can be updated. This timing must be
相关PDF资料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 网络终端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。