- 您现在的位置：买卖IC网 > PDF目录371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收发器) PDF资料下载
参数资料
| 型号： | MC145572 |
| 厂商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收发器) |
| 中文描述： | 综合业务数字网U型接口收发器（综合业务数字网ü接口收发器） |
| 文件页数： | 119/264页 |
| 文件大小： | 2832K |
| 代理商： | MC145572 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页当前第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页
MC145572
7–3
MOTOROLA
ANSI T1.601–1992 indicates that data transparency may occur during the last superframe having its
act
bit equal to 0 or during the first superframe having its
act
bit equal to 1.
In the NT mode of operation, the M4
dea
bit is checked for a 0 and the logical OR of Verified
dea
,
BR3(b1), and deactivation Request, NR2(b2), ensures that the NT U–interface transceiver deactivates
in a controlled manner and will reactivate in warm start mode on a subsequent activation attempt.
An interrupt is generated when BR1 is updated, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 0,1 is the dual consecutive mode of operation. BR1 is updated when the Superframe
Deframer detects that an M4 subchannel bit has changed state and has remained in that state for
two consecutive superframes and Superframe Sync, NR2(b1), is set to a 1. An interrupt is generated
at this time, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 1,0 is the delta mode of operation. The M4 channel register is updated with new
M4 channel data whenever any single bit changes between received M4 frames. An interrupt is gener-
ated at this time, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 1,1 updates the M4 channel register BR1 on every received superframe. In this
mode, the Superframe Deframer does not check for a change in data between received M4 frames.
An interrupt is generated at this time, if Enable IRQ1, NR4(b1), is set to a 1.
The M5 and M6 channels operate in the same modes as the M4 channel bits, except for the automatic
verification mode. The received M5 and M6 data from the Superframe Deframer is available in BR2.
See BR9 for details on the operating modes of the M5 and M6 channels. These channels are configured
as a pair. An interrupt is generated when BR2 is updated and Enable IRQ0, NR4(b0), is set to a 1.
As defined by ANSI T1.601–1992, these are reserved maintenance channels and should be initialized
to 1s. The M5 and M6 maintenance channels are available for proprietary applications which do not
have to comply with ANSI T1.601.
febe
nebe
The MC145572 has extensive
febe
and
nebe
maintenance capabilities. The state of the received
computed
nebe
and of the received
febe
is available through the register interface. Also, two indepen-
dent
febe
and
nebe
counters are available for performance monitoring purposes.
The received
febe
from the last completed superframe is available in Received
febe
, BR3(b4). It
is updated at the end of each superframe when both Superframe Sync and Linkup, NR1(b3, b1), are
set to a 1.
The
febe
/
nebe
Control bit, BR9(b1), controls operation of the transmitted
febe
status bit. When
BR9(b1) is set to a 1, the transmitted
febe
bit is set to whatever is set in the
febe
input, BR2(b4).
When BR9(b1) is reset to a 0, the transmitted
febe
is set active, if the computed
nebe
is active or
if
febe
input, BR2(b4), is active. In this case, “active” means 0. BR9(b1) reset to 0 is the normal mode
of operation and no intervention is required by an external MCU for the MC145572 to send the outgo-
ing
febe
bit.
In NT and LT mode operation when BR9(b1) is set to a 1, BR2(b4) must be cleared to a 0 at the
end of reception of basic frame 8 when it is desired to force an outgoing
febe
. BR2(b4) must be
set to a 1 at the end of reception of basic frame 8 when no outgoing
febe
is required. Software should
always configure BR2(b4) for the correct outgoing
febe
once each superframe. In digital loop carrier
applications, this guarantees that there will be a one–to–one correspondence between the
febe
status received from the digital carrier system and the
febe
transmitted on the U–interface. The
febe
is transmitted at the end of basic frame 2. See Figure 7–1 and
Section 7.7
for interrupt timing
information.
The computed
nebe
of the last completed superframe is available in Computed
nebe
, BR3(b3). This
bit is set or cleared as a result of a
crc
of the last superframe received. This bit is updated at the
end of each superframe. The Computed
nebe
is reset to a 0 when a
crc
error is detected, and is
set to a 1 when no
crc
error is detected. When either Superframe Sync or Linkup, NR1(b3, b1), are
reset to a 0, the Computed
nebe
bit is forced to a 0.
相关PDF资料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 网络终端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。