- 您现在的位置：买卖IC网 > PDF目录1851 > MC33580BAPNAR2 (Freescale Semiconductor)IC SW QUAD HI SIDE 15MOHM 24PQFN PDF资料下载
参数资料
| 型号： | MC33580BAPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 24/38页 |
| 文件大小： | 0K |
| 描述： | IC SW QUAD HI SIDE 15MOHM 24PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 4 |
| 导通状态电阻： | 15 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-PowerQFN |
| 供应商设备封装： | 24-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Bits D1 : D0 (OCLT1_s : OCLT0_s) allow the MCU to select
one of three overcurrent fault blanking times defined in
Table 14. Current Sense Ratio
overcurrent low detection levels. If the selected overcurrent
high level is reached, the device will latch off within 20 μ s .
Table 13. Overcurrent Low Detection Blanking Time
CSNS_high_s * (D2)
0
Current Sense Ratio
HS0 to HS3
1/13000
OCLT[1:0]_s *
Timing
1
1/38000
00
01
10
155 ms
Do not use
75 ms
* “_s” refers to the output, which is selected through bits D12 : D11;
A logic [1] on bit D3 (FAST_SR_s) is used to select the
11 150 μ s
* “_s” refers to the output, which is selected through bits D12 : D11.
A logic [1] on bit D2 (OCL_DIS_s) disables the overcurrent
low detection feature. When disabled, there is no timeout for
the selected output and the overcurrent low detection feature
is disabled.
A logic [1] on bit D3 (OL_DIS_s) disables the open load
(OL) detection feature for the output corresponding to the
state of bits D12 : D11.
ADDRESS A 1 A 0 100 — DIRECT INPUT CONTROL
REGISTER (DICR)
The DICR register is used by the MCU to enable, disable,
or configure the direct IN pin control of each output. Each
output is independently selected for configuration based on
the state bits D12 : D11 (refer to Table 10 , page 23 ).
For the selected output, a logic [0] on bit D1 (DIR_DIS_s)
will enable the output for direct control. A logic [1] on bit D1
will disable the output from direct control.
While addressing this register, if the Input was enabled for
direct control, a logic [1] for the D0 (A/O_s) bit will result in a
Boolean AND of the IN pin with its corresponding IN_SPI
D[4:0] message bit when addressing OCR0. Similarly, a logic
[0] on the D0 pin results in a Boolean OR of the IN pin to the
corresponding message bits when addressing the OCR0.
This register is especially useful if several loads are required
to be independently PWM controlled. For example, the IN
pins of several devices can be configured to operate all of the
outputs with one PWM output from the MCU. If each output
is then configured to be Boolean ANDed to its respective IN
pin, each output can be individually turned OFF by SPI while
high speed slew rate for the selected output, the default value
[0] corresponds to the low speed slew rate.
ADDRESS 00101 — UNDERVOLTAGE /
OVERVOLTAGE AND HS[0,1]
OVERTEMPERATURE REGISTER (UOVR)
The UOVR register disables the undervoltage (D1) and/or
overvoltage (D0) protection. When these two bits are [0], the
under- and overvoltage are active (default value).
The UOVR register allows the overtemperature detection
latching on the HS0 and HS1. To latch the overtemperature,
the bits (OT_latch_1 and OT_latch_0) must be set to [0]
which is the default value. To disable the latching, both bits
must be set to [1].
ADDRESS 01101 — WATCHDOG AND HS[2,3]
OVERTEMPERATURE REGISTER (WDR)
The WDR register is used by the MCU to configure the
Watchdog timeout. The Watchdog timeout is configured
using bits D1 and D0. When D1 and D0 bits are programmed
for the desired watchdog timeout period ( Table 15 ), the
WDSPI bit should be toggled as well, ensuring the new
timeout period is programmed at the beginning of a new
count sequence.
The WDR register allows the overtemperature detection
latching on the HS2 and HS3. To latch the overtemperature,
the bits (OT_latch_3 and OT_latch_2) must be set to [0]
which is the default value. To disable the latching, both bits
must be set to [1].
Table 15. Watchdog Timeout
controlling all of the outputs, commanded on with the single
PWM output.
A logic [1] on bit D2 (CSNS_high_s) is used to select the
high ratio on the CSNS pin for the selected output. The
default value [0] is used to select the low ratio ( Table 14 ).
WD[1:0] (D1, D0)
00
01
10
11
Timing (ms)
558
279
2250
1125
33580
Analog Integrated Circuit Device Data
24
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC33761SNT1-050G | IC REG LDO 5V 80MA 5TSOP |
| MC33874BPNAR2 | IC SW QUAD HI SIDE 35MOHM 24PQFN |
| MC33910G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
| MC33911G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
| MC33912G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC3358P1 | 制造商:Motorola 功能描述:3358 MOT'87 NOTES |
| MC33591FTA | 功能描述:射频接收器 315 434 MHz RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAE | 功能描述:射频接收器 UHF RECEIVER RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAER2 | 功能描述:射频接收器 UHF RECEIVER RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAR2 | 功能描述:IC RF RECEIVER 315,434MHZ 24LQFP RoHS:否 类别:RF/IF 和 RFID >> RF 接收器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 09/Jan/2012 标准包装:50 系列:* 频率:850MHz ~ 2.175GHz 灵敏度:- 数据传输率 - 最大:- 调制或协议:- 应用:* 电流 - 接收:* 数据接口:PCB，表面贴装 存储容量:- 天线连接器:PCB，表面贴装 特点:- 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 85°C 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。