- 您现在的位置：买卖IC网 > PDF目录1851 > MC33580BAPNAR2 (Freescale Semiconductor)IC SW QUAD HI SIDE 15MOHM 24PQFN PDF资料下载
参数资料
| 型号： | MC33580BAPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 25/38页 |
| 文件大小： | 0K |
| 描述： | IC SW QUAD HI SIDE 15MOHM 24PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 4 |
| 导通状态电阻： | 15 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-PowerQFN |
| 供应商设备封装： | 24-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
ADDRESS 00110 — NO ACTION REGISTER (NAR)
The NAR register can be used to no-operation fill SPI data
packets in a daisy-chain SPI configuration. This would allow
devices to be unaffected by commands being clocked over a
daisy-chained SPI configuration. By toggling the WD bit
(D15) the watchdog circuitry would continue to be reset while
no programming or data read back functions are being
requested from the device.
SERIAL OUTPUT COMMUNICATION (DEVICE
STATUS RETURN DATA)
When the CS pin is pulled low, the output register is
loaded. Meanwhile, the data is clocked out MSB- (OD15-)
first as the new message data is clocked into the SI pin. The
first sixteen bits of data clocking out of the SO, and following
a CS transition, is dependent upon the previously written SPI
word.
Any bits clocked out of the Serial Output (SO) pin after the
first 16 bits will be representative of the initial message bits
clocked into the SI pin since the CS pin first transitioned to a
logic [0]. This feature is useful for daisy-chaining devices as
well as message verification.
A valid message length is determined following a CS
transition of [0] to [1]. If there is a valid message length, the
data is latched into the appropriate registers. A valid
message length is a multiple of 16 bits. At this time, the SO
pin is tri-stated and the fault status register is now able to
accept new fault status information.
SO data will represent information ranging from fault
status to register contents, user selected by writing to the
STATR bits OD4, OD3, OD2, OD1, and OD0. The value of
the previous bits SOA4 and SOA3 will determine which
output the SO information applies to for the registers which
are output specific; viz., Fault, SOCHLR, CDTOLR, and
DICR registers.
Note that the SO data will continue to reflect the
information for each output (depending on the previous OD4,
OD3 state) that was selected during the most recent STATR
The output status register correctly reflects the status of
the STATR-selected register data at the time that the CS is
pulled to a logic [0] during SPI communication, and/or for the
period of time since the last valid SPI communication, with
the following exceptions:
? The previous SPI communication was determined to be
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
? Battery transients below 6.0 V resulting in an under-
voltage shutdown of the outputs may result in incorrect
data loaded into the status register. The SO data
transmitted to the MCU during the first SPI
communication following an undervoltage V PWR
condition should be ignored.
? The RST pin transition from a logic [0] to [1] while the
WAKE pin is at logic [0] may result in incorrect data
loaded into the Status register. The SO data transmitted
to the MCU during the first SPI communication following
this condition should be ignored.
SERIAL OUTPUT BIT ASSIGNMENT
The 16 bits of serial output data depend on the previous
serial input message, as explained in the following
paragraphs. Table 16 , page 26 , summarizes SO returned
data for bits OD15 : OD0.
? Bit OD15 is the MSB; it reflects the state of the
Watchdog bit from the previously clocked-in message.
? Bit OD14 remains logic [0] except when an
undervoltage condition occurred.
? Bit OD13 remains logic [0] except when an overvoltage
condition occurred.
? Bits OD12 : OD8 reflect the state of the bits
SOA4 : SOA0 from the previously clocked in message.
? Bits OD7 : OD4 give the fault status flag of the outputs
HS3 : HS0, respectively.
? The contents of bits OD3 : OD0 depend on bits D4 : D0
from the most recent STATR command SOA4 : SOA0
write until changed with an updated STATR write.
33580
Analog Integrated Circuit Device Data
Freescale Semiconductor
25
相关PDF资料 |
PDF描述 |
|---|---|
| MC33761SNT1-050G | IC REG LDO 5V 80MA 5TSOP |
| MC33874BPNAR2 | IC SW QUAD HI SIDE 35MOHM 24PQFN |
| MC33910G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
| MC33911G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
| MC33912G5ACR2 | IC SYSTEM BASIS CHIP 32LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC3358P1 | 制造商:Motorola 功能描述:3358 MOT'87 NOTES |
| MC33591FTA | 功能描述:射频接收器 315 434 MHz RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAE | 功能描述:射频接收器 UHF RECEIVER RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAER2 | 功能描述:射频接收器 UHF RECEIVER RoHS:否 制造商:Skyworks Solutions, Inc. 类型:GPS Receiver 封装 / 箱体:QFN-24 工作频率:4.092 MHz 工作电源电压:3.3 V 封装:Reel |
| MC33591FTAR2 | 功能描述:IC RF RECEIVER 315,434MHZ 24LQFP RoHS:否 类别:RF/IF 和 RFID >> RF 接收器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 09/Jan/2012 标准包装:50 系列:* 频率:850MHz ~ 2.175GHz 灵敏度:- 数据传输率 - 最大:- 调制或协议:- 应用:* 电流 - 接收:* 数据接口:PCB，表面贴装 存储容量:- 天线连接器:PCB，表面贴装 特点:- 电源电压:4.75 V ~ 5.25 V 工作温度:0°C ~ 85°C 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。