- 您现在的位置：买卖IC网 > PDF目录16794 > MC34704BEPR2 (Freescale Semiconductor)IC PWR MNGMT DC-DC MULT 56-QFN PDF资料下载
参数资料
| 型号： | MC34704BEPR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 21/54页 |
| 文件大小： | 0K |
| 描述： | IC PWR MNGMT DC-DC MULT 56-QFN |
| 特色产品： | MC34704 Multi-channel Power Management IC (PMIC) |
| 标准包装： | 1 |
| 应用： | 处理器 |
| 电流 - 电源： | 86mA |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘 |
| 供应商设备封装： | 56-QFN-EP（7x7） |
| 包装： | 标准包装 |
| 产品目录页面： | 809 (CN2011-ZH PDF) |
| 其它名称： | MC34704BEPR2DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
FUNCTIONAL DESCRIPTION
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
operation, or shuts down after a failure to regain normal
operation.
? A hard over-current limit (short-circuit limit) that is higher
than the cycle by cycle limit at which the device reacts by
shutting down the output immediately. This is necessary to
prevent damage in case of a short-circuit. After that, only
GrpB will attempt a one time retry after a time-out period of
10 ms and will go through a new soft start cycle
Output Over-voltage/Under-voltage Monitoring
In the case of an output over-voltage/under-voltage, the
user has two options that can be programmed through the
I 2 C interface:
Response A: The output will switch off automatically and
the 34704 would alert the processor through I 2 C that such an
event happened.
Response B: The output will not switch off. Rather the
34704 communicates to the processor that an over-voltage/
under-voltage condition has occurred and waits for the
processor decision to either shutoff or not; in the mean time
the control loop will try to fix itself.
NOTE: If Response A is set on any of the regulators from
GrpB, and a OV/UV event occurs in the corresponding
regulator, the complete device will shutdown and try to restart
as long as the OV/UV is no longer present. This will also set
the RST signal low until REG2, 3 and 4 are on regulation.
LOGIC AND CONTROL
Startup Sequencing
At power up, the VG regulator starts ramping up in peak
detect mode. Meanwhile, VDDI is tracking VG until it reaches
regulation and releases a POR signal that enables the
internal circuitry and reads the FREQ and SS configuration to
ramp up REG2, REG3 and REG4, that serve as the MPU
main power supplies. Once the MPU is up, I 2 C
communication is available to enable or disable GrpA, GrpC,
GrpD and GrpE. An extra sequence can be configured for
REG5, REG6 and REG7, changing the order in which they
Soft Start Control
During power up the 34704 reads the SS terminal to
configure a default soft start timing for all regulators when
these are enabled. Soft start for REG5 to REG8 can be
changed via I 2 C at any time after power up has successfully
completed.
Phase Control
REG1 to REG5 use the main Switching frequency FSW1,
which is configured through the FREQ terminal at power up.
FSW1 uses 4 different phases of switching (clock is 80
degrees out of phase) to spread out the current draw by the
individual converters from the input supply over time to
reduce the peak input current demand. The remaining
regulators use FSW2 which can be programmed at any time
via I 2 C after a successful power up sequence.
Fault Register
The 34704 has a dedicate fault register accessible via I 2 C
which indicate which regulator is detecting a fault situation. In
addition to this, each channel has its own fault register which
indicates the type of fault detected in that regulator.
I 2 C communication and Registers
The 34704 can communicate using a standard I 2 C,
communication protocol or an accurate I 2 C protocol. During
the first one, the device processes the given command as
soon as it has received it. During the accurate data
communication, the device requires that each read/write
command be sent twice to validate the data. The 34704
provides a user accessible register map that allows various
general IC configurations as well as independent control of
each regulator, including fault flag registers and all
configurable features for each regulator.
OUTPUT GROUPS - REGULATORS
The 34704 is divided in 5 different groups which are
arranged as follows:
? GrpA: Includes REG1 (26) (VOUT1)
? GrpB: Includes REG2, REG3, and REG4
? GrpC: Includes REG5, REG6 (26) , and REG7 (26)
? GrpD: Includes REG8
? GrpE: This is a special group. It includes REG5 when
GrpC/E power sequencing option#1 is chosen
Turning on/off each group would cause all contained
regulators to turn on/off.
Notes
26. Only on 34704A
34704
Analog Integrated Circuit Device Data
Freescale Semiconductor
21
相关PDF资料 |
PDF描述 |
|---|---|
| GCB05DHNT | CONN EDGECARD 10POS .050 DIP SLD |
| GCB05DHHT | CONN EDGECARD 10POS .050 DIP SLD |
| H3AAS-1606G | IDC CABLE - HSC16S/AE16G/HSC16S |
| V300C12E150BG2 | CONVERTER MOD DC/DC 12V 150W |
| H3CCH-1606G | IDC CABLE - HKC16H/AE16G/HKC16H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC34705 | 制造商:SPC Multicomp 功能描述:HEADER VERTICAL 12WAY 制造商:SPC Multicomp 功能描述:HEADER, VERTICAL, 12WAY |
| MC34707 | 制造商:SPC Multicomp 功能描述:HEADER VERTICAL 14WAY 制造商:SPC Multicomp 功能描述:HEADER, VERTICAL, 14WAY 制造商:PRIVATE LABEL 功能描述:HEADER, VERTICAL, 14WAY, Product Range:MULTICOMP - MC34 Series, Contact Terminat 制造商:SPC Multicomp 功能描述:WIRE-BOARD CONN, RECEPTACLE, 14POS, 3MM, Series:2261(5561), Pitch Spacing:3mm, Contact Termination:Through Hole Vertical, No. of Contacts:14, No. of Rows:2, Connector Mounting:PCB, Gender:Receptacle, Contact Material:Copper Alloy , RoHS Compliant: Yes |
| MC34708VK | 功能描述:PMIC 解决方案 PMIC 5S 6LDO BST 10BTADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34708VKR2 | 功能描述:PMIC 解决方案 PMIC 5S 6LDO BST 10BTADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34708VM | 功能描述:PMIC 解决方案 PMIC 5S 6LDO BST 10BtADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。