参数资料
型号: MC35XS3400DPNAR2
厂商: Freescale Semiconductor
文件页数: 19/46页
文件大小: 0K
描述: IC SWITCH HIGH SIDE QUAD 24QFN
标准包装: 1,200
类型: 高端开关
输出数: 4
Rds(开): 35 毫欧
内部开关:
电流限制: 6A
输入电压: 6 V ~ 20 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 24-PowerQFN
供应商设备封装: 24-PQFN(12x12)
包装: 带卷 (TR)
FUNCTIONAL DESCRIPTION
INTRODUCTION
FUNCTIONAL DESCRIPTION
INTRODUCTION
The 35XS3400 is one in a family of devices designed for
low-voltage automotive lighting applications. Its four low
R DS(ON) MOSFETs (quad 35 m ? ) can control four separate
28 W bulbs.
Programming, control and diagnostics are accomplished
using a 16-bit SPI interface. Its output with selectable slew-
Additionally, each output has its own parallel input or SPI
control for pulse-width modulation (PWM) control if desired.
The 35XS3400 allows the user to program via the SPI the
fault current trip levels and duration of acceptable lamp
inrush. The device has Fail-safe mode to provide functionality
of the outputs in case of MCU damage.
rate improves electromagnetic compatibility (EMC) behavior.
FUNCTIONAL PIN DESCRIPTION
OUTPUT CURRENT MONITORING (CSNS)
The Current Sense pin provides a current proportional to
the designated HS0 : HS3 output or a voltage proportional to
the temperature on the GND flag. That current is fed into a
ground-referenced resistor (4.7 k ? typical) and its voltage is
monitored by an MCU's A/D. The output type is selected via
the SPI. This pin can be tri-stated through the SPI.
DIRECT INPUTS (IN0, IN1, IN2, IN3)
Each IN input wakes the device. The IN0 : IN3 high side
input pins are also used to directly control HS0 : HS3 high side
output pins. If the outputs are controlled by the PWM module,
the external PWM clock is applied to IN0 pin. These pins are
to be driven with CMOS levels, and they have a passive
internal pull-down, R DWN .
FAULT STATUS (FS)
This pin is an open drain configured output requiring an
external pull-up resistor to V DD for fault reporting. If a device
fault condition is detected, this pin is active LOW. Specific
device diagnostics and faults are reported via the SPI SO pin.
WAKE
The wake input wakes the device. An internal clamp
protects this pin from high damaging voltages with a series
resistor (10 k ? typ). This input has a passive internal pull-
down, R DWN .
RESET (RST)
The reset input wakes the device. This is used to initialize
the device configuration and fault registers, as well as place
the device in a low-current Sleep mode. The pin also starts
the watchdog timer when transitioning from logic [0] to
logic [1]. This pin has a passive internal pull-down, R DWN .
CHIP SELECT (CS)
The CS pin enables communication with the master
the device is capable of transferring information to, and
receiving information from, the MCU. The 35XS3400 latches
in data from the input shift registers to the addressed
registers on the rising edge of CS . The device transfers status
information from the power output to the Shift register on t he
falling edge of CS . The SO output driver is enabled when CS
is logic [0]. CS should transition from a logic [1] to a logic [0]
state only when SCLK is a logic [0]. CS has an active internal
pull-up from V DD , I UP .
SERIAL CLOCK (SCLK)
The SCLK pin clocks the internal shift registers of the
35XS3400 device. The serial input (SI) pin accepts data into
the input shift register on the falling edge of the SCLK signal
while the serial output (SO) pin shifts data information out of
the SO line driver on the rising edge of the SCLK signal. I t is
important the SCLK pin be in a logic low state whenever CS
makes any transition. For this reason, it is recommended the
SCLK pin be in a logic [0] whenever the device is not
accessed ( CS logic [1] state). SCLK has an active internal
pull-down. When CS is logic [1], signals at the SCLK and SI
pins are ignored and SO is tri-stated (high-impedance) (see
Figure 9 , page 22 ). SCLK input has an active internal pull-
down, I DWN .
SERIAL INPUT (SI)
This is a serial interface (SI) command data input pin.
Each SI bit is read on the falling edge of SCLK. A 16-bit
stream of serial data is required on the SI pin, starting with
D15 (MSB) to D0 (LSB). The internal registers of the
35XS3400 are configured and controlled using a 5-bit
addressing scheme described in Table 10 , page 29 . Register
addressing and configuration are described in Table 11 ,
page 29 . SI input has an active internal pull-down, I DWN .
DIGITAL DRAIN VOLTAGE (VDD)
This pin is an external voltage input pin used to supply
power to the SPI circuit. In the event V DD is lost (V DD Failure),
the device goes to Fail-safe mode.
microcontroller (MCU). When this pin is in a logic [0] state,
35XS3400
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
19
相关PDF资料
PDF描述
MC3PHACVPE IC MOTOR CONTROLLER 28-DIP
MC44604PG IC REG CTRLR FLYBACK PWM 16-DIP
MC44605PG IC REG CTRLR FLYBK ISO PWM 16DIP
MC44608P75G IC REG CTRLR FLYBK ISO PWM 8-DIP
MC7810ECDTX IC REG LDO 10V 1A DPAK
相关代理商/技术参数
参数描述
MC35XS3500DHFK 功能描述:电源开关 IC - 配电 PENTA 35MOHM ESWITCH RoHS:否 制造商:Exar 输出端数量:1 开启电阻(最大值):85 mOhms 开启时间(最大值):400 us 关闭时间(最大值):20 us 工作电源电压:3.2 V to 6.5 V 电源电流(最大值): 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5
MC35XS3500DHFKR2 功能描述:电源开关 IC - 配电 PENTA 35MOHM ESWITCH RoHS:否 制造商:Exar 输出端数量:1 开启电阻(最大值):85 mOhms 开启时间(最大值):400 us 关闭时间(最大值):20 us 工作电源电压:3.2 V to 6.5 V 电源电流(最大值): 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5
MC35XS3500HFK 功能描述:功率驱动器IC PENTA 35MOHM ESWITCH RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube
MC35XS3500HFKR2 功能描述:功率驱动器IC PENTA 35MOHM ESWITCH RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube
MC35XS3500PNA 功能描述:功率驱动器IC 5 OUTPUT ESWITCH RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube