- 您现在的位置：买卖IC网 > PDF目录10991 > MC56F8246VLF (Freescale Semiconductor)DSC 48K FLASH 60MHZ 48-LQFP PDF资料下载
参数资料
| 型号： | MC56F8246VLF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 72/88页 |
| 文件大小： | 0K |
| 描述： | DSC 48K FLASH 60MHZ 48-LQFP |
| 标准包装： | 250 |
| 系列： | 56F8xxx |
| 核心处理器： | 56800E |
| 芯体尺寸： | 16-位 |
| 速度： | 60MHz |
| 连通性： | CAN，I²C，LIN，SCI，SPI |
| 外围设备： | LVD，POR，PWM，WDT |
| 输入/输出数： | 39 |
| 程序存储器容量： | 48KB（24K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 3K x 16 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 10x12b，D/A 1x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
MC56F825x/MC56F824x Digital Signal Controller, Rev. 3
Ordering Information
Freescale Semiconductor
74
Use the following list of considerations to assure correct operation of the MC56F825x/MC56F824x:
Provide a low-impedance path from the board power supply to each VDD pin on the MC56F825x/MC56F824x and
from the board ground to each VSS (GND) pin.
The minimum bypass requirement is to place 0.01–0.1 F capacitors positioned as near as possible to the package
supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the VDD/VSS pairs,
including VDDA/VSSA. Ceramic and tantalum capacitors tend to provide better tolerances.
Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS (GND) pins are
as short as possible.
Bypass the VDD and VSS with approximately 100 F, plus the number of 0.1 F ceramic capacitors.
PCB trace lengths should be minimal for high-frequency signals.
Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is
especially critical in systems with higher capacitive loads that could create higher transient currents in the VDD and
VSS circuits.
Take special care to minimize noise levels on the VREF, VDDA, and VSSA pins.
Using separate power planes for VDD and VDDA and separate ground planes for VSS and VSSA is recommended.
Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an
analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite
bead in serial with VDDA and VSSA traces.
Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace
in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or I2C, the designer should
provide an interface to this port if in-circuit flash programming is desired.
If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k
Ω to
10 k
Ω; the capacitor value should be in the range of 0.22 F to 4.7 F.
Configuring the RESET pin to GPIO output in normal operation in a high-noise environment may help to improve the
performance of noise transient immunity.
Add a 2.2 k
Ω external pullup on the TMS pin of the JTAG port to keep EOnCE in a restate during normal operation if
a JTAG converter is not present.
During reset and after reset but before I/O initialization, all I/O pins are at input state with internal pullup enabled. The
typical value of internal pullup is around 110 k
Ω. These internal pullups can be disabled by software.
To eliminate PCB trace impedance effect, each ADC input should have an RC filter of no less than 33 pF 10
Ω.
External clamp diodes on analog input pins are recommended.
9
Ordering Information
Table 46 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office or authorized
distributor to determine availability and to order devices.
相关PDF资料 |
PDF描述 |
|---|---|
| S9S12P96J0MFT | MCU 96K FLASH AUTO 48-QFN |
| S9S12P64J0MQK | MCU 64K FLASH AUTO 80-QFP |
| S9S12P64J0MLH | MCU 64K FLASH AUTO 64-LQFP |
| VI-2ND-IX-S | CONVERTER MOD DC/DC 85V 75W |
| VI-2NB-IY-B1 | CONVERTER MOD DC/DC 95V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC56F8247 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller Battery chargers and management |
| MC56F8247MLH | 功能描述:数字信号处理器和控制器 - DSP, DSC DSC 64 LQFP 48K FL RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| MC56F8247VLH | 功能描述:数字信号处理器和控制器 - DSP, DSC DSC 64 LQFP 48K FL RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| MC56F8247VLHR | 制造商:Freescale Semiconductor 功能描述:MICRO CONTROLLER |
| MC56F824X | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller Battery chargers and management |
发布紧急采购，3分钟左右您将得到回复。