- 您现在的位置：买卖IC网 > PDF目录10963 > MC56F8322VFAER2 (Freescale Semiconductor)IC HYBRID CTRLR 16BIT 48-LQFP PDF资料下载
参数资料
| 型号： | MC56F8322VFAER2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 130/136页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR 16BIT 48-LQFP |
| 标准包装： | 2,000 |
| 系列： | 56F8xxx |
| 核心处理器： | 56800E |
| 芯体尺寸： | 16-位 |
| 速度： | 60MHz |
| 连通性： | CAN，SCI，SPI |
| 外围设备： | POR，PWM，温度传感器，WDT |
| 输入/输出数： | 21 |
| 程序存储器容量： | 40KB（20K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 6K x 16 |
| 电压 - 电源 (Vcc/Vdd)： | 2.25 V ~ 3.6 V |
| 数据转换器： | A/D 6x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 带卷 (TR) |
| 配用： | MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页当前第130页第131页第132页第133页第134页第135页第136页
Clock Generation Overview
56F8322 Technical Data, Rev. 16
Freescale Semiconductor
93
Preliminary
6.5.10.2
Input/Output Short Address Low (ISAL[21:6])—Bit 15–0
This field represents the lower 16 address bits of the “hard coded” I/O short address.
6.6 Clock Generation Overview
The SIM uses an internal master clock from the OCCS (CLKGEN) module to produce the peripheral and
system (core and memory) clocks. The maximum master clock frequency is 120MHz. Peripheral and
system clocks are generated at half the master clock frequency and therefore at a maximum 60MHz. The
SIM provides power modes (Stop, Wait) and clock enables (SIM_PCE register, CLK_DIS, ONCE_EBL)
to control which clocks are in operation. The OCCS, power modes, and clock enables provide a flexible
means to manage power consumption.
Power utilization can be minimized in several ways. In the OCCS, the relaxation oscillator, crystal
oscillator, and PLL may be shut down when not in use. When the PLL is in use, its prescaler and postscaler
can be used to limit PLL and master clock frequency. Power modes permit system and/or peripheral clocks
to be disabled when unused. Clock enables provide the means to disable individual clocks. Some
peripherals provide further controls to disable unused subfunctions. Refer to Part 3 On-Chip Clock
Synthesis (OCCS), and the 56F8300 Peripheral User Manual for further details.
The memory, peripheral and core clocks all operate at the same frequency (60MHz max).
6.7 Power-Down Modes
The 56F8322/56F8122 operate in one of three power-down modes, as shown in Table 6-2
All peripherals, except the COP/watchdog timer, run off the IPBus clock frequency, which is the same as
the main processor frequency in this architecture. The maximum frequency of operation is
SYS_CLK = 60MHz.
Refer to the PCE register in Section 6.5.9 and ADC power modes. Power is a function of the system
frequency, which can be controlled through the OCCS.
Table 6-2 Clock Operation in Power-Down Modes
Mode
Core Clocks
Peripheral Clocks
Description
Run
Active
Device is fully functional
Wait
Core and memory
clocks disabled
Active
Peripherals are active and can produce
interrupts if they have not been masked off.
Interrupts will cause the core to come out of its
suspended state and resume normal operation.
Typically used for power-conscious applications.
Stop
System clocks continue to be generated in
the SIM, but most are gated prior to
reaching memory, core and peripherals.
The only possible recoveries from Stop mode
are:
1. CAN traffic (1st message will be lost)
2. Non-clocked interrupts (IRQA)
3. COP reset
4. External reset
5. Power-on reset
相关PDF资料 |
PDF描述 |
|---|---|
| MCF5207CVM166J | IC MCU 32BIT RISC 144-MAPBGA |
| MC68908GZ16MFJE | IC MCU 8BIT 16K FLASH 32-LQFP |
| EGG.0B.307.CLL | CONN RCPT 7POS PNL MNT SKT W/NUT |
| PKG.M0.8SL.LG | CONN RCPT 8POS PNL MNT SCKT SLDR |
| HR25A-7J-8P | CONN JACK 8POS MALE SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC56F8323 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| MC56F8323EVM | 功能描述:开发板和工具包 - 其他处理器 MC56F832X Dev Kit RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MC56F8323EVM | 制造商:Freescale Semiconductor 功能描述:Tools Development kit Kit Con |
| MC56F8323EVME | 功能描述:开发板和工具包 - 其他处理器 MC56F8323 EVAL BRD RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MC56F8323EVME | 制造商:Freescale Semiconductor 功能描述:Evaluation Kit for MC56F832x and MC56F81 |
发布紧急采购，3分钟左右您将得到回复。