参数资料
| 型号： | MC68306FC16B |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 22/191页 |
| 文件大小： | 0K |
| 描述： | IC MPU INTEGRATED 132-PQFP |
| 标准包装： | 36 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 132-BQFP 缓冲式 |
| 供应商设备封装： | 132-PQFP（24.13x24.13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页
6- 10
MC68306 USER'S MANUAL
MOTOROLA
transmit shift register, if any, is completely sent out. If the transmitter is reset through a
software command, operation ceases immediately (refer to 6.4.1.5 Command Register
(DUCR)). The transmitter is re-enabled through the DUCR to resume operation after a
disable or software reset.
If clear-to-send operation is enabled, CTS≈ (IP0 for channel A, IP1 for channel B) must be
asserted for the character to be transmitted. If CTS≈ is negated in the middle of a
transmission, the character in the shift register is transmitted, and TxDx remains in the
'mark' state until CTS≈ is asserted again. If the transmitter is forced to send a continuous
low condition by issuing a send break command, the state of CTS≈ is ignored by the
transmitter.
The transmitter can be programmed to automatically negate request-to-send (RTS≈: OP0
for channel A, OP1 for channel B) outputs upon completion of a message transmission. If
the transmitter is programmed to operate in this mode, RTS≈ must be manually asserted
before a message is transmitted. In applications in which the transmitter is disabled after
transmission is complete and RTS≈ is appropriately programmed, RTS≈ is negated one bit
time after the character in the shift register is completely transmitted. The transmitter must
be manually re-enabled by reasserting RTS≈ before the next message is to be sent.
6.3.2.2 RECEIVER. The receivers are enabled through their respective DUCRs located
within the serial module. Functional timing information for the receiver is shown in Figure
6-6. The receiver looks for a high-to-low (mark-to-space) transition of the start bit on
RxDx. When a transition is detected, the state of RxDx is sampled each 16
× clock for
eight clocks, starting one-half clock after the transition (asynchronous operation) or at the
next rising edge of the bit time clock (synchronous operation). If RxDx is sampled high, the
start bit is invalid, and the search for the valid start bit begins again. If RxDx is still low, a
valid start bit is assumed, and the receiver continues to sample the input at one-bit time
intervals, at the theoretical center of the bit, until the proper number of data bits and parity,
if any, is assembled and one stop bit is detected. Data on the RxDx input is sampled on
the rising edge of the programmed clock source. The least significant bit is received first.
The data is then transferred to a receiver holding register, and the RxRDY bit in the
appropriate DUSR is set. If the character length is less than eight bits, the most significant
unused bits in the receiver holding register are cleared.
After the stop bit is detected, the receiver immediately looks for the next start bit.
However, if a nonzero character is received without a stop bit (framing error) and RxDx
remains low for one-half of the bit period after the stop bit is sampled, the receiver
operates as if a new start bit is detected. The parity error (PE), framing error (FE), overrun
error (OE), and received break (RB) conditions (if any) set error and break flags in the
appropriate DUSR at the received character boundary and are valid only when the RxRDY
bit in the DUSR is set.
If a break condition is detected (RxDx is low for the entire character including the stop bit),
a character of all zeros is loaded into the receiver holding register, and the RB and
RxRDY bits in the DUSR are set. The RxDx signal must return to a high condition for at
least one-half bit time before a search for the next start bit begins.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68331CPV16 | IC MCU 32BIT 16MHZ 144-LQFP |
| MC68332ACPV25 | IC MCU 32-BIT 25MHZ A MASK |
| MC68334GCFC16 | IC MCU 16MHZ 1K RAM 132-PQFP |
| MC68340AG16EB1 | IC MPU W/DMA 16MHZ 144-LQFP |
| MC68340PV16VE | IC MCU 32BIT 16MHZ 144-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68306PV16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated EC000 Processor |
| MC68306PV20B | 制造商:Rochester Electronics LLC 功能描述:INTEGRATED EC000 MPU - Bulk |
| MC68307 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307AD | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307UM | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
发布紧急采购，3分钟左右您将得到回复。