参数资料
| 型号： | MC68306FC16B |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 29/191页 |
| 文件大小： | 0K |
| 描述： | IC MPU INTEGRATED 132-PQFP |
| 标准包装： | 36 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 16MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 132-BQFP 缓冲式 |
| 供应商设备封装： | 132-PQFP（24.13x24.13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页
6- 16
MC68306 USER'S MANUAL
MOTOROLA
In either case, the data bits are loaded into the data portion of the stack while the A/D bit
is loaded into the status portion of the stack normally used for a parity error (DUSR bit 5).
Framing error, overrun error, and break detection operate normally. The A/D bit takes the
place of the parity bit; therefore, parity is neither calculated nor checked. Messages in this
mode may still contain error detection and correction information. One way to provide
error detection, if 8-bit characters are not required, is to use software to calculate parity
and append it to the 5-, 6-, or 7-bit character.
6.3.5 Counter/Timer
The 16-bit counter/timer can operate in a counter mode or a timer mode. In either mode,
the counter/timer clock source can be programmed to come from several sources and the
counter/timer output can be programmed to appear on output port pin OP3 (inverted). The
preload value stored in the concatenation of the counter/timer upper register (DUCTUR)
and the counter/timer lower register (DUCTLR) can be from $0002 through $FFFF and
this value can be changed at any time. In the counter mode, the counter/timer can be
started and stopped by the CPU. Thus, this mode allows the counter/timer to be used as a
system stopwatch, a real-time single interrupt generator, or a device watchdog. In the
timer mode, the counter/timer runs continuously and cannot be started or stopped by the
CPU. Instead, the CPU only resets the counter/timer. Thus, this mode allows the
counter/timer to be used as a programmable clock source for channels A and B, periodic
interrupt generator, or a variable duty cycle square-wave generator. Upon power-up and
after reset, the counter/timer operates in counter mode.
6.3.5.1 COUNTER MODE. In the counter mode, the counter/timer counts down from the
preload value using the programmed counter clock source. The counter clock source can
be the X1/CLK pin, the channel A transmitter clock, the channel B transmitter clock, or an
external clock on the input port pin IP2. The CPU can start and stop the counter and can
read the count value (DUCUR:DUCLR). When a read at the start counter command
address is performed, the counter initializes itself with the preload value and begins a
countdown sequence. Upon reaching $0000 (terminal count), the counter sets the
counter/timer-output and the counter/timer ready bit in the interrupt status register
(DUISR[3]), rolls over from $0000 to $FFFF, and continues counting. The counter can be
programmed to generate an interrupt request for this condition on the IRQ or TIRQ output.
If the preload value is changed by the CPU, the counter will not recognize the new value
until it receives the next start counter command (and must reinitialize itself). When a read
at the stop counter command address is performed, the counter stops the countdown
sequence and clears the C/T output and DUISR[3]. The count value should only be read
while the counter is stopped. This is because only one of the count registers (either
DUCUR or DUCLR) can be read at a time and if the counter is running, a decrement of
DUCLR that requires a borrow from the DUCUR could take place between the two reads.
6.3.5.2 TIMER MODE. In the timer mode, the counter/timer generates a square-wave
output derived from the programmed timer input (clock source). The timer clock source is
X1/CLK or an external input on input port pin IP2, divided by one or sixteen. The square
wave generated by the timer has a period of twice the preload value times the period of
the clock source, is available as a clock source for both communications channels, and
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68331CPV16 | IC MCU 32BIT 16MHZ 144-LQFP |
| MC68332ACPV25 | IC MCU 32-BIT 25MHZ A MASK |
| MC68334GCFC16 | IC MCU 16MHZ 1K RAM 132-PQFP |
| MC68340AG16EB1 | IC MPU W/DMA 16MHZ 144-LQFP |
| MC68340PV16VE | IC MCU 32BIT 16MHZ 144-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68306PV16 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated EC000 Processor |
| MC68306PV20B | 制造商:Rochester Electronics LLC 功能描述:INTEGRATED EC000 MPU - Bulk |
| MC68307 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307AD | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
| MC68307UM | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Technical Summary Integrated Multiple-Bus Processor |
发布紧急采购，3分钟左右您将得到回复。