- 您现在的位置：买卖IC网 > PDF目录378662 > MC68HC11G5CFN (MOTOROLA INC) High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller PDF资料下载
参数资料
| 型号： | MC68HC11G5CFN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller |
| 中文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封装： | PLASTIC, LCC-84 |
| 文件页数： | 107/195页 |
| 文件大小： | 839K |
| 代理商： | MC68HC11G5CFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页当前第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页
MC68HC11G5
SERIAL PERIPHERAL INTERFACE
MOTOROLA
8-3
As shown in Figure 8-1, four different timing relationships may be selected by control bits CPOL and
CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate
with the same timing. The master device always places data on the MOSI line a half cycle before
the clock edge (SCK), in order for the slave device to latch the data.
Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device,
SPR0 and SPR1 have no effect on the operation of the SPI.
8.2.4
Slave Select (SS)
The slave select (SS) input line is used to select a slave device. It must be in the active low state
prior to data transactions and must stay low for the duration of the transaction.
The SS line on the master must be tied high. If it goes low, a mode fault error flag (MODF) is set in
the serial peripheral status register (SPSR). The SS pin can be selected to be a general-purpose
output by writing a one in bit 5 of the Port D data direction register, thus disabling the mode fault
circuit. The other three SPI lines are dedicated to the SPI whenever the SPI is on.
When CPHA = 0, the shift clock is the logical OR of SS and SCK. In this clock phase mode, SS must
go high between successive characters in an SPI message. When CPHA = 1, SS may be left low
for several SPI characters. If there is only one SPI slave MCU, its SS line may be tied to V
SS
provided
CPHA = 1 clock modes are used.
Figure 8-2 shows a block diagram of the serial peripheral interface circuitry. When a master device
transmits data to a slave device via the MOSI line, the slave device responds by sending data to the
master device via the master’s MISO line. This implies full duplex transmission with both data out
and data in synchronized to the same clock signal. Thus, the byte transmitted is replaced by the byte
received and eliminates the need for separate transmitter-empty and receiver-full status bits. A
single status bit (SPIF) is used to signify that the I/O operation has been completed.
The SPI is double buffered on read, but not on write. If a write is performed during data transfer, the
transfer is not interrupted, and the write will be unsuccessful. This condition will cause the write
collision status bit (WCOL) in the SPSR to be set. After a data byte is shifted, the SPIF flag in the
SPSR is set.
In master mode, the SCK pin is an output. It idles high or low, depending on the SPOL bit in the
SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the
eight bits of data, after which SCK goes idle again.
In slave mode, the slave start logic receives a logic low on the SS pin and a clock input at the SCK
pin. Thus, the slave is synchronized to the master. Data from the master is received serially via the
slave MOSI line and is loaded into the 8-bit shift register. The data is then transferred, in parallel,
from the 8-bit shift register to the read buffer. During a write cycle, data is written into the shift register,
then the slave waits for a clock train from the master to shift the data out on the slave’s MISO line.
Figure 8-3 illustrates the MOSI, MISO and SS master-slave interconnections.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HLC908LJ12 | Addendum to MC68HC908LJ12 |
| MC68HLC908QT1 | Microcontrollers |
| MC68HLC908QT2 | Microcontrollers |
| MC68HLC908QT4 | Microcontrollers |
| MC68HLC908QY1 | Microcontrollers |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11G7 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Unit |
| MC68HC11G7CFN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MC68HC11K0 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。