- 您现在的位置：买卖IC网 > PDF目录69032 > MCF54418CMJ250 (FREESCALE SEMICONDUCTOR INC) MICROPROCESSOR, PBGA256 PDF资料下载
参数资料
| 型号： | MCF54418CMJ250 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROPROCESSOR, PBGA256 |
| 封装： | 12 X 12 MM, ROHS COMPLAINT, MAPBGA-256 |
| 文件页数： | 36/60页 |
| 文件大小： | 1107K |
| 代理商： | MCF54418CMJ250 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Electrical characteristics
MCF5441x ColdFire Microprocessor Data Sheet, Rev. 6
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
41
Figure 24. SmartCard interface power-down AC timing
4.17
SSI timing specifications
This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given
for non-inverted serial clock polarity (SSI_TCR[TSCKP] = 0, SSI_RCR[RSCKP] = 0) and a non-inverted frame sync
(SSI_TCR[TFSI] = 0, SSI_RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings
remain valid by inverting the clock signal (SSI_BCLK) and/or the frame sync (SSI_FS) shown in the figures below.
All SSI signals use pad type pad_msr. The following timing specifications assume a pad slew rate setting of 11 and a load of 50
pF. When the SSI_MCLK output is not used, the maximum SSI bit clock (SSI_BCLK) frequency is such that timing can also
be met at slew rate settings 10 and 01.1
Table 23. Timing requirements for power-down sequence
Num
Description
Symbol
Min
Max
Unit
1
SIM reset to SIM clock stop
Srst2clk
0.9
f
CKIL
0.8
s
2
SIM reset to SIM TX data low
Srst2dat
1.8
f
CKIL
1.2
s
3
SIM reset to SIM voltage enable low
Srst2ven
2.7
f
CKIL
1.8
s
4
SIM presence detect to SIM reset low
Spd2rst
0.9
f
CKIL
25
ns
1.These timing parameters are specified assuming maximum operating frequency and the fastest pad slew rate setting
(11). When operating this interface at lower frequencies, increase the slew rate by using the 10, 01, or 00 setting to
increase edge rise and fall times, thus reducing EMI.
SIM_PD
SIM_RST
SIM_CLK
SIM__TX
SIM_VEN
Srst2clk
Srst2dat
Srst2ven
Spd2rst
相关PDF资料 |
PDF描述 |
|---|---|
| MCF54415CMJ250 | MICROPROCESSOR, PBGA256 |
| MCIMX251AJM4A | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX255AJM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX251AVM4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400 |
| MCIMX27VOP4 | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA404 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF54418CMJ250 | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU COLDFIRE 250MHZ 256-MA |
| MCF5441X | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MCF5441x ColdFire Microprocessor Data Sheet |
| MCF54450 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor |
| MCF54450ACVM180 | 制造商:Freescale Semiconductor 功能描述:MCF5445X RISC 32-BIT 180MHZ 1.8V/2.5V/3.3V 256-PIN MA-BGA BR - Trays 制造商:Freescale Semiconductor 功能描述:MCF5445X V4M CORE, MMU, 制造商:Freescale 功能描述:MPU MCF5445X RISC 32-Bit 180MHz 1.8V/2.5V/3.3V 256-Pin MAP-BGA Brick |
| MCF54450AVM240 | 制造商:Freescale Semiconductor 功能描述:MCF5445X RISC 32-BIT 240MHZ 1.8V/2.5V/3.3V 256-PIN MA-BGA BR - Trays |
发布紧急采购，3分钟左右您将得到回复。