参数资料
型号: MCHC11F1CFNE2
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, EEPROM, MICROCONTROLLER, PQCC68
封装: ROHS COMPLIANT AND HALOGEN FREE, PLASTIC, LCC-68
文件页数: 132/162页
文件大小: 4554K
代理商: MCHC11F1CFNE2
RESETS AND INTERRUPTS
MOTOROLA
TECHNICAL DATA
5-9
For some interrupt sources, such as the SCI interrupts, the flags are automatically
cleared during the normal course of responding to the interrupt requests. For example,
the RDRF flag in the SCI system is cleared by the automatic clearing mechanism con-
sisting of a read of the SCI status register while RDRF is set, followed by a read of the
SCI data register. The normal response to an RDRF interrupt request would be to read
the SCI status register to check for receive errors, then to read the received data from
the SCI data register. These two steps satisfy the automatic clearing mechanism with-
out requiring any special instructions.
5.4.1 Interrupt Recognition and Register Stacking
An interrupt can be recognized at any time after it is enabled by its local mask, if any,
and by the global mask bit in the CCR. Once an interrupt source is recognized, the
CPU responds at the completion of the instruction being executed. Interrupt latency
varies according to the number of cycles required to complete the current instruction.
When the CPU begins to service an interrupt, the contents of the CPU registers are
pushed onto the stack in the order shown in Table 5-5. After the CCR value is stacked,
the I bit and the X bit (if XIRQ is pending) are set to inhibit further interrupts. The inter-
rupt vector for the highest priority pending source is fetched, and execution continues
Table 5-4 Interrupt and Reset Vector Assignments
Vector Address
Interrupt Source
CCR
Mask Bit
Local Mask
FFC0, C1 – FFD4, D5
Reserved
FFD6, D7
SCI Serial System
I
SCI Receive Data Register Full
RIE
SCI Receiver Overrun
RIE
SCI Transmit Data Register Empty
TIE
SCI Transmit Complete
TCIE
SCI Idle Line Detect
ILIE
FFD8, D9
SPI Serial Transfer Complete
I
SPIE
FFDA, DB
Pulse Accumulator Input Edge
I
PAII
FFDC, DD
Pulse Accumulator Overflow
I
PAOVI
FFDE, DF
Timer Overflow
I
TOI
FFE0, E1
Timer Input Capture 4/Output Compare 5
I
I4/O5I
FFE2, E3
Timer Output Compare 4
I
OC4I
FFE4, E5
Timer Output Compare 3
I
OC3I
FFE6, E7
Timer Output Compare 2
I
OC2I
FFE8, E9
Timer Output Compare 1
I
OC1I
FFEA, EB
Timer Input Capture 3
I
IC3I
FFEC, ED
Timer Input Capture 2
I
IC2I
FFEE, EF
Timer Input Capture 1
I
IC1I
FFF0, F1
Real-Time Interrupt
I
RTII
FFF2, F3
IRQ
I
None
FFF4, F5
XIRQ Pin
X
None
FFF6, F7
Software Interrupt
None
FFF8, F9
Illegal Opcode Trap
None
FFFA, FB
COP Failure
None
NOCOP
FFFC, FD
Clock Monitor Fail
None
CME
FFFE, FF
RESET
None
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC9S12XEP100VVL 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208
MPC8541CVTAQEX 32-BIT, 1600 MHz, RISC PROCESSOR, CBGA360
MPC8541ECPXAQEX 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360
MC3S12XEP100J1CVL 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208
MIP7365-450F17T 64-BIT, 450 MHz, MICROPROCESSOR, CQFP208
相关代理商/技术参数
参数描述
MCHC11F1CFNE2 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MCHC11F1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MCHC11F1CFNE3 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MCHC11F1CFNE3 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MCHC11F1CFNE3R 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT