参数资料
型号: MCHC11F1CFNE2
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, EEPROM, MICROCONTROLLER, PQCC68
封装: ROHS COMPLIANT AND HALOGEN FREE, PLASTIC, LCC-68
文件页数: 29/162页
文件大小: 4554K
代理商: MCHC11F1CFNE2
TIMING SYSTEM
MC68HC11F1
9-18
TECHNICAL DATA
9.6.3 Pulse Accumulator Status and Interrupt Bits
The pulse accumulator control bits, PAOVI, PAII, PAOVF, and PAIF are located within
timer registers TMSK2 and TFLG2.
PAOVI and PAOVF — Pulse Accumulator Interrupt Enable and Overflow Flag
The PAOVF status bit is set each time the pulse accumulator count rolls over from $FF
to $00. To clear this status bit, write a one in the corresponding data bit position (bit 5)
of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator
overflow for polled or interrupt-driven operation and does not affect the state of
PAOVF. When PAOVI is zero, pulse accumulator overflow interrupts are inhibited, and
the system operates in a polled mode, which requires that PAOVF be polled by user
software to determine when an overflow has occurred. When the PAOVI control bit is
set, a hardware interrupt request is generated each time PAOVF is set. Before leaving
the interrupt service routine, software must clear PAOVF by writing to the TFLG2 reg-
ister.
PAII and PAIF — Pulse Accumulator Input Edge Interrupt Enable and Flag
The PAIF status bit is automatically set each time a selected edge is detected at the
PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a one in the
corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse
accumulator input edge detect for polled or interrupt-driven operation but does not af-
fect setting or clearing the PAIF bit. When PAII is zero, pulse accumulator input inter-
rupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF
bit must be polled by user software to determine when an edge has occurred. When
the PAII control bit is set, a hardware interrupt request is generated each time PAIF is
set. Before leaving the interrupt service routine, software must clear PAIF by writing to
the TFLG2 register.
TMSK2 — Timer Interrupt Mask 2 Register
$1024
Bit 7
654321
Bit 0
TOI
RTII
PAOVI
PAII
PR1
PR0
RESET:
0000000
0
TFLG2 — Timer Interrupt Flag 2 Register
$1025
Bit 7
654321
Bit 0
TOF
RTIF
PAOVF
PAIF
RESET:
0000000
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC9S12XEP100VVL 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208
MPC8541CVTAQEX 32-BIT, 1600 MHz, RISC PROCESSOR, CBGA360
MPC8541ECPXAQEX 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360
MC3S12XEP100J1CVL 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208
MIP7365-450F17T 64-BIT, 450 MHz, MICROPROCESSOR, CQFP208
相关代理商/技术参数
参数描述
MCHC11F1CFNE2 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MCHC11F1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MCHC11F1CFNE3 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MCHC11F1CFNE3 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MCHC11F1CFNE3R 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT