- 您现在的位置：买卖IC网 > PDF目录80459 > MCHC11F1CFNE2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, EEPROM, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | MCHC11F1CFNE2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, EEPROM, MICROCONTROLLER, PQCC68 |
| 封装： | ROHS COMPLIANT AND HALOGEN FREE, PLASTIC, LCC-68 |
| 文件页数： | 15/162页 |
| 文件大小： | 4554K |
| 代理商： | MCHC11F1CFNE2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页
TIMING SYSTEM
MOTOROLA
TECHNICAL DATA
9-5
9.2 Input Capture
The input capture function records the time an external event occurs by latching the
value of the free-running counter when a selected edge is detected at the associated
timer input pin. Software can store latched values and use them to compute the peri-
odicity and duration of events. For example, by storing the times of successive edges
of an incoming signal, software can determine the period and pulse width of a signal.
To measure period, two successive edges of the same polarity are captured. To mea-
sure pulse width, two alternate polarity edges are captured.
In most cases, input capture edges are asynchronous to the internal timer counter,
which is clocked relative to an internal clock (PH2). These asynchronous capture re-
quests are synchronized to PH2 so that the latching occurs on the opposite half cycle
of PH2 from when the timer counter is being incremented. This synchronization pro-
cess introduces a delay from when the edge occurs to when the counter value is de-
tected. Because these delays offset each other when the time between two edges is
being measured, the delay can be ignored. When an input capture is being used with
an output compare, there is a similar delay between the actual compare point and
when the output pin changes state.
The control and status bits that implement the input capture functions are contained in
the PACTL, TCTL2, TMSK1, and TFLG1 registers.
To configure port A bit 3 as an input capture, clear the DDA3 bit of the DDRA register.
Note that this bit is cleared out of reset. To enable PA3 as the fourth input capture, set
the I4/O5 bit in the PACTL register. Otherwise, PA3 is configured as a fifth output com-
pare out of reset, with bit I4/O5 being cleared. If the DDA3 bit is set (configuring PA3
as an output), and IC4 is enabled, then writes to PA3 cause edges on the pin to result
in input captures. Writing to TI4/O5 has no effect when the TI4/O5 register is acting as
IC4.
9.2.1 Timer Control Register 2
Use the control bits of this register to program input capture functions to detect a par-
ticular edge polarity on the corresponding timer input pin. Each of the input capture
functions can be independently configured to detect rising edges only, falling edges
only, any edge (rising or falling), or to disable the input capture function. The input cap-
ture functions operate independently of each other and can capture the same TCNT
value if the input edges are detected within the same timer count cycle.
EDGxB and EDGxA — Input Capture Edge Control
There are four pairs of these bits. Each pair is cleared to zero by reset and must be
encoded to configure the corresponding input capture edge detector circuit. IC4 func-
tions only if the I4/O5 bit in the PACTL register is set. Refer to Table 9-2 for timer con-
trol configuration.
TCTL2 — Timer Control 2
$1021
Bit 7
654321
Bit 0
EDG4B
EDG4A
EDG1B
EDG1A
EDG2B
EDG2A
EDG3B
EDG3A
RESET:
0000000
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S12XEP100VVL | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208 |
| MPC8541CVTAQEX | 32-BIT, 1600 MHz, RISC PROCESSOR, CBGA360 |
| MPC8541ECPXAQEX | 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360 |
| MC3S12XEP100J1CVL | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208 |
| MIP7365-450F17T | 64-BIT, 450 MHz, MICROPROCESSOR, CQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCHC11F1CFNE2 | 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC |
| MCHC11F1CFNE2R | 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MCHC11F1CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MCHC11F1CFNE3 | 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC |
| MCHC11F1CFNE3R | 功能描述:8位微控制器 -MCU 8B MCU 1KRAM 512EE RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。