参数资料
型号: MCIMX514AJM6C
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
封装: 19 X 19 MM, 0.8 MM PITCH, ROHS COMPLIANT, BGA-529
文件页数: 123/172页
文件大小: 2218K
代理商: MCIMX514AJM6C
i.MX51A Automotive and Infotainment Applications Processors, Rev. 4
54
Freescale Semiconductor
Electrical Characteristics
WE5
Clock rise to address
invalid
0.5t-1.25
t-1.25
t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE6
Clock rise to CSx_B valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE7
Clock rise to CSx_B
invalid
0.5t-1.25
0.5t+1.75
2t-1.25
2t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE8
Clock rise to WE_B Valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE9
Clock rise to WE_B
Invalid
0.5t-1.25
0.5t+1.75
2t-1.25
2t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE10
Clock rise to OE_B Valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE11
Clock rise to OE_B
Invalid
0.5t-1.25
0.5t+1.75
2t-1.25
2t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE12
Clock rise to BEy_B Valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE13
Clock rise to BEy_B
Invalid
0.5t-1.25
0.5t+1.75
t-1.25
t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE14
Clock rise to ADV_B
Valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE15
Clock rise to ADV_B
Invalid
0.5t-1.25
0.5t+1.75
t-1.25
t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE164 Clock rise to Output Data
Valid
-0.5t-1.25
-0.5t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
-t-1.25
-t+1.75
WE174 Clock rise to Output Data
Invalid
0.5t-1.25
0.5t+1.75
t-1.25
t+1.75
2t-1.25
2t+1.75
3t-1.25
3t+1.75
WE184 Input Data setup time to
Clock rise
2
4
———
WE194 Input Data hold time from
Clock rise
2
2
———
WE20
WAIT_B setup time to
Clock rise
2
4
———
WE21
WAIT_B hold time from
Clock rise
2
2
———
1 t is axi_clk cycle time. The maximum allowed axi_clk frequency is 133 MHz, whereas the maximum allowed BCLK frequency
is 104 MHz. As a result if BCD = 0, axi_clk must be
104 MHz. If BCD = 1, then 133 MHz is allowed for axi_clk, resulting in a
BCLK of 66.5 MHz. When the clock branch to WEIM is decreased to 104 MHz, other busses are impacted which are clocked
from this source. See the CCM chapter of the i.MX51 Multimedia Applications Processor Reference Manual (MCIMX51RM)
for a detailed clock tree description.
2 BCLK parameters are being measured from the 50% point that is, high is defined as 50% of signal value and low is defined
as 50% as signal value.
3 For signal measurements “High” is defined as 80% of signal value and “Low” is defined as 20% of signal value.
4 The lower 16 bits of the WEIM bus are limited to 90 MHz.”
Table 53. WEIM Bus Timing Parameters (continued)1
ID
Parameter
BCD = 0
BCD = 1
BCD = 2
BCD = 3
Min
Max
Min
Max
Min
Max
Min
Max
相关PDF资料
PDF描述
MCIMX537CVV8C 32-BIT, 800 MHz, RISC PROCESSOR, PBGA529
MCM16Y1BACFT16 16-BIT, MROM, MICROCONTROLLER, PQFP160
MCM16Y1BGCFT16 16-BIT, MROM, MICROCONTROLLER, PQFP160
M68HC16Y1CFC 16-BIT, MROM, MICROCONTROLLER, PQFP16
MCV14AI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
相关代理商/技术参数
参数描述
MCIMX514AJM6CR2 制造商:Freescale Semiconductor 功能描述:ELVIS 3.0 AUTO - Tape and Reel
MCIMX515CJM6C 功能描述:处理器 - 专门应用 iMX515 App Processor RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX515CJM6CR2 功能描述:处理器 - 专门应用 i.MX51 32bit 800 MHz RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX515DJM8C 功能描述:处理器 - 专门应用 iMX515 App Processor Extended Temp RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX515DJM8C 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE