- 您现在的位置：买卖IC网 > PDF目录11712 > MCZ33903BD5EK (Freescale Semiconductor)IC SBC CAN HS 5.0V 32SOIC PDF资料下载
参数资料
| 型号： | MCZ33903BD5EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 81/106页 |
| 文件大小： | 0K |
| 描述： | IC SBC CAN HS 5.0V 32SOIC |
| 标准包装： | 42 |
| 应用： | 系统基础芯片 |
| 接口： | CAN，LIN |
| 电源电压： | 5.5 V ~ 28 V |
| 封装/外壳： | 32-SSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Analog Integrated Circuit Device Data
76
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OF CONTROL BITS AND REGISTER MAPPING
Prior to enter in LP VDD ON or LP VDD OFF, the Wake-up
flags must be cleared or read.
This is done by the following SPI commands (See Table
0xE100 for CAN Wake-up clear
0xE380 for I/O Wake-up clear
0xE700 for LIN1 Wake-up clear
0xE900 for LIN2 Wake-up clear
If Wake-up flags are not cleared, the device will enter into
the selected LP mode and immediately Wake-up. In addition,
the CAN failure flags (i.e. CAN_F and CAN_UF) must be
cleared in order to meet the low power current consumption
specification. This is done by the following SPI command:
0xE180 (read CAN failure flags)
When the device is in LP VDD ON mode, the Wake-up by
a SPI command uses a write to “Normal Request mode”,
0x5C10.
Mode Register Features
The mode register includes specific functions and a “global
SPI command” that allow the following:
- read device current mode
- read device Debug status
- read state of SAFE pin
- leave Debug state
- release or turn off SAFE pin
- read a 3 bit Random Code to enter in LP mode
These global commands are built using the MODE register
address bit [13-9], along with several combinations of bit [15-
14] and bit [7]. Note, bit [8] is always set to 1.
Table 28. LP VDD OFF Selection and FWU / Cyclic Sense Selection
b7, b6, b5, b4, b3
FWU
Cyclic Sense
0 1100
OFF
0 1101
OFF
ON
0 1110
ON
OFF
0 1111
ON
Table 29. LP VDD ON Selection and Operation Mode
b7, b6, b5, b4, b3
FWU
Cyclic Sense
Cyclic INT
Watchdog
1 0000
OFF
1 0001
OFF
ON
1 0010
OFF
ON
OFF
1 0011
OFF
ON
1 0100
OFF
ON
OFF
1 0101
OFF
ON
OFF
ON
1 0110
OFF
ON
OFF
1 0111
OFF
ON
1 1000
ON
OFF
1 1001
ON
OFF
ON
1 1010
ON
OFF
ON
OFF
1 1011
ON
OFF
ON
1 1100
ON
OFF
1 1101
ON
OFF
ON
1 1110
ON
OFF
1 1111
ON
b2, b1, b0
Random Code inverted, these 3bits are the inverted bits obtained from the previous SPI command.
The usage of these bits are optional and must be previously selected in the INIT MISC register [See
bit 7 (LPM w RNDM) in Table 20]
相关PDF资料 |
PDF描述 |
|---|---|
| MCZ33903BD3EK | IC SBC CAN HS 3.3V 32SOIC |
| MCZ33905BS5EKR2 | IC SBC CAN HS 5.0V 32SOIC |
| MCZ33905BS5EK | IC SBC CAN HS 5.0V 32SOIC |
| MS27473T24A29P | CONN PLUG 29POS STRAIGHT W/PINS |
| VE-B50-IW-F3 | CONVERTER MOD DC/DC 5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33903BD5EKR2 | 功能描述:CAN 接口集成电路 SBC W/HIGH SPEED CAN 5V RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903BD5R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33903BS3EK | 功能描述:CAN 接口集成电路 Canvas 32 SL (3.3V) RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903BS3EKR2 | 功能描述:CAN 接口集成电路 Canvas 32 SL (3.3V) RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33903BS3R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
发布紧急采购，3分钟左右您将得到回复。