参数资料
| 型号： | MIC3001BML TR |
| 厂商： | Micrel Inc |
| 文件页数： | 72/76页 |
| 文件大小： | 0K |
| 描述： | IC FOM MANAGEMENT W/CALIBR 24MLF |
| 标准包装： | 1,000 |
| 类型： | 收发器 |
| 规程： | SDHj Sonet |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘，24-MLF? |
| 供应商设备封装： | 24-MLF?（4x4） |
| 包装： | 带卷 (TR) |
| 其它名称： | MIC3001BMLTR MIC3001BMLTR-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页
CS4205
74
DS489PP4
Clock and Configuration Pins
XTL_IN - Crystal Input / Clock Input, Pin 2
This pin requires either a 24.576 MHz crystal, with the other pin attached to XTL_OUT, or an external
CMOS clock. XTL_IN must have a crystal or clock source attached for proper operation except when
operating in secondary codec mode. The crystal frequency must be 24.576 MHz and designed for
fundamental mode, parallel resonance operation. If an external CMOS clock is used to drive this pin, it
must run at one of these acceptable frequencies: 14.31818, 24.576, 27, or 48 MHz. When configured as
a secondary codec, all timing is derived from the BIT_CLK input signal and this pin should be left
floating. See Section 11, Clocking, for additional details.
XTL_OUT - Crystal Output / PLL Loop Filter, Pin 3
This pin is used for a crystal placed between this pin and XLT_IN. If an external 24.576 MHz clock is
used on XTL_IN, this pin must be left floating with no traces or components connected to it. If one of
the other acceptable clocks is used on XTL_IN, this pin must be connected to a loop filter circuit. See
Section 11, Clocking, for additional details.
ID1#, ID0# - Codec ID, Inputs, Pins 45 and 46
These pins select the Codec ID for the CS4205, as well as determine the rate of the incoming clock in
PLL mode. They are only sampled after the rising edge of RESET#. These pins are internally pulled up
to the digital supply voltage and should be left floating for logic ‘0’ or tied to digital ground for logic ‘1’.
Misc. Digital Interface Pins
SPDO/SDO2 - Sony/Philips Digital Interface / Serial Data Output 2, Output, Pin 48
This pin generates the S/PDIF digital output from the CS4205 when the SPEN bit in the S/PDIF Control
Register (Index 68h) is ‘set’. This output may be used to directly drive a resistive divider and coupling
transformer to an RCA-type connector for use with consumer audio equipment. This pin also provides
the serial data for the second serial data port when the SDO2 bit in the Serial Port Control Register
(Index 6Ah) is ‘set’. These two functions are mutually exclusive. When neither function is being used
this output is driven to a logic ‘0’.
EAPD/SCLK - External Amplifier Powerdown / Serial Clock, Output, Pin 47
This pin is used to control the powerdown state of an audio amplifier external to the CS4205. The
output is controlled by the EAPD bit in the Powerdown Ctrl/Stat Register (Index 26h). It is driven as a
normal CMOS output and defaults low (‘0’) upon power-up. This pin also provides the serial clock for all
serial data ports when the SDSC bit in the Serial Port Control Register (Index 6Ah) is ‘set’.
GPIO0/LRCLK - General Purpose I/O / Left-Right Clock, Input/Output, Pin 43
This pin is a general purpose I/O pin that can be used to interface with various external circuitry. When
configured as an input, it functions as a Schmitt triggered input with 350 mV hysteresis at 5 V and
220 mV hysteresis at 3.3 V. When configured as an output, it can function as a normal CMOS output
(4 mA drive) or as an open drain output. This pin also provides the L/R clock for all serial data ports
when the SDEN bit in the Serial Port Control Register (Index 6Ah) is ‘set’. This pin powers up in the
high impedance state for backward compatibility.
GPIO1/SDOUT - General Purpose I/O / Serial Data Output, Input/Output, Pin 44
相关PDF资料 |
PDF描述 |
|---|---|
| MIC74BQS TR | IC I/O EXPANDER I2C 8B 16QSOP |
| MICRF302YML TR | IC ENCODER PAR QWIKRADIO 10-MLF |
| MK10DN512ZVLL10 | IC ARM CORTEX MCU 512KB 100LQFP |
| MK10DX128VFM5 | IC ARM CORTEX MCU 128KB 32QFN |
| MK20DN512ZVLL10 | IC ARM CORTEX MCU 512KB 100LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MIC3001GML | 功能描述:网络控制器与处理器 IC F/O Transceiver Mgt. IC with Internal Calibration RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MIC3001GML TR | 功能描述:网络控制器与处理器 IC F/O Transceiver Mgt. IC with Internal Calibration RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| MIC3001GMLTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:FOM Management IC with Internal Calibration |
| MIC3002 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:FOM Management IC with Internal Calibr ation |
| MIC3002_10 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:FOM Management IC with Internal Calibration |
发布紧急采购，3分钟左右您将得到回复。