- 您现在的位置：买卖IC网 > PDF目录67997 > ML9041-XXBCVWA (LAPIS SEMICONDUCTOR CO LTD) 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 PDF资料下载
参数资料
| 型号： | ML9041-XXBCVWA |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 显示控制器 |
| 英文描述： | 17 X 100 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC175 |
| 封装： | 10.62 X 2.55 MM, GOLD BUMP, DIE-175 |
| 文件页数： | 33/61页 |
| 文件大小： | 572K |
| 代理商： | ML9041-XXBCVWA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
PEDL9041-03
1Semiconductor
ML9041-xxA/xxB
38/60
10) Busy Flag/Address Counter Read (Execution time: 1
s)
RS1
1
RS0
0
R/
W
1
DB7
BF
DB6
O6
DB5
O5
DB4
O4
DB3
O3
DB2
O2
DB1
O1
DB0
O0
Instruction code:
The “BF” bit (DB7) of this instruction tells whether the ML9041 is busy in internal operation (BF = “1”) or not
(BF = “0”).
When the “BF” bit is “1”, the ML9041 cannot accept any other instructions. Before inputting a new instruction,
check that the “BF” bit is “0”.
When the “BF” bit is “0”, the ML9041 outputs the correct value of the address counter. The value of the
address counter is equal to the DDRAM, ABRAM or CGRAM address. Which of the DDRAM, ABRAM and
CGRAM addresses is set in the counter is determined by the preceding address setting.
When the “BF” bit is “1”, the value of the address counter is not always correct because it may have been
incremented or decremented by 1 during internal operation.
11) DDRAM/ABRAM/CGRAM Data Read
RS1
1
RS0
1
R/
W
1
DB7
P7
DB6
P6
DB5
P5
DB4
P4
DB3
P3
DB2
P2
DB1
P1
DB0
P0
Instruction code:
A character code (P
7 to P0) is read from the DDRAM, Display-ON data (P7 to P0) from the ABRAM or a
character pattern (P
7 to P0) from the CGRAM.
The DDRAM, ABRAM or CGRAM is selected at the preceding address setting.
After data is read, the address counter (ADC) is incremented or decremented as set by the Transfer Mode
Setting instruction (see 3).
Note: Conditions for reading correct data
(1)
The DDRAM, ABRAM or CGRAM Setting instruction is input before this data read instruction is input.
(2)
When reading a character code from the DDRAM, the Cursor/Display Shift instruction (see 5) is input
before this Data Read instruction is input.
(3)
When two or more consecutive RAM Data Read instructions are executed, the following read data is
correct.
Correct data is not output under conditions other than the cases (1), (2) and (3) above.
Note:
The execution time of this instruction is 37
s at an oscillation frequency (OSC) of 270 kHz.
相关PDF资料 |
PDF描述 |
|---|---|
| ML9206-XXGA | 36 X 16 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64 |
| ML9206-01GA | 36 X 16 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64 |
| MM66307SP/FP | LV/LV-A/LVX/H SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO32 |
| MM908E625ACDWB/R2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO54 |
| MMBD701L | SILICON, VHF-UHF BAND, MIXER DIODE, TO-236AB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML9042 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9042-54CVWA-5016 | 制造商:ROHM Semiconductor 功能描述:RHOML9042-54CVWA-5016 OKI LCD DRIVER |
| ML9044 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9044A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
| ML9044A-XXACVWA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:DOT MATRIX LCD CONTROLLER DRIVER |
发布紧急采购，3分钟左右您将得到回复。