- 您现在的位置：买卖IC网 > PDF目录182950 > MM908E621 (飞思卡尔半导体(中国)有限公司) Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror PDF资料下载
参数资料
| 型号： | MM908E621 |
| 厂商： | 飞思卡尔半导体(中国)有限公司 |
| 英文描述： | Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror |
| 中文描述： | 综合四半桥和三高的嵌入式微控制器和LIN高端侧镜 |
| 文件页数： | 37/62页 |
| 文件大小： | 719K |
| 代理商： | MM908E621 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Analog Integrated Circuit Device Data
42
Freescale Semiconductor
908E621
Functional Device Operation
Operational Modes
HSxPWM — High-Side PWM on/off Bits
These read/write bits enable the PWM control of the High-
Side Fet’s.
Reset clears the HSxPWM bits.
1 = High-Side x is controlled by PWM input signal
0 = High-Side x is not controlled by PWM input signal
High-Side Status Register (HSSTAT)
HSxOCF — High-Side Overcurrent Flag Bit
This read/write flag is set by an overcurrent condition at
the high-side drivers x.
Clear HSxOCF and enable the HS Driver by writing a logic [1]
to HSxOCF. Writing a logic [0] to HSxOCF has no effect.
Reset clears the HSxOCF bit.
1 = overcurrent condition on high-side drivers has
occurred
0 = no overcurrent condition on high-side drivers has
occurred
HVDDOCF — HVDD Output Overcurrent Flag Bit
This read/write flag is set by an overcurrent condition at
HVDD terminal. Clear HVDDOCF and enable the output by
writing a logic [1] to the HVDDOCF Flag. Writing a logic [0] to
HVDDOCF has no effect.
Reset clears the HVDDOCF bit.
1 = overcurrent condition on VDD output has occurred
0 = no overcurrent condition on VDD output has
occurred
System Control Register (SYSCTL)
PSON — Power Stages On Bit
This read/write bit enables the power stages (half bridges,
high-sides, LIN transmitter, A0 Current Sources and HVDD
output).
Reset clears the PSON bit.
1 = power stages enabled
0 = power stages disabled
STOP — Change to STOP Mode Bit
This write bit instructs the chip to enter Stop mode (See
Reset or CPU interrupt requests clear the STOP bit.
1 = go to Stop mode
0 = not in stop mode
In order to safely Stop mode all other bits (Bit7-Bit2) have
to be “0”. Otherwise the STOP command will not be
executed.
SLEEP — Change to SLEEP Mode Bit
This write bit instructs the chip to enter Sleep mode (See
Reset or CPU interrupt requests clear the SLEEP bit.
1 = go to Sleep mode
0 = not in sleep mode
In order to safely enter Sleep mode all other bits (Bit7-Bit2)
have to be “0”. Otherwise the SLEEP command will not be
executed.
HTIS0-1 — High Temperature Interrupt Shutdown Bits
This read/write bits selects the power stage behavior at
High Temperature Interrupt (HTI).
Reset clears the HTIS0-1 bits.
The HTIS0 bit selects the behavior of the high-side HS1:3
and the high-side FET of the half-bridges HB1:4.
1 = automatic HTI shutdown of the high-side drivers
disabled
0 = automatic HTI shutdown of the high-side drivers
enabled
The HTIS1 bit selects the behavior of the low-side drivers
of the half-bridges HB1:4.
1 = automatic HTI shutdown of the low-side drivers
disabled
0 = automatic HTI shutdown of the low-side drivers
enabled
The user has to take care to protect the device against
thermal destruction!
VIS — Over-/Undervoltage Interrupt Shutdown
This read/write bit selects the power stage behavior at LVI/
HVI.
Reset clears the VIS bit.
1 = automatic LVI/HVI shutdown disabled
0 = automatic LVI/HVI shutdown enabled
Register Name and Address: HSSTAT - $04
Bit7
6
5
4
3
2
1
Bit0
Read
HVDD
OCF
0
HS3O
CF
HS2O
CF
HS1O
CF
Write
Reset
0
Register Name and Address: SYSCTL - $00
Bit7
6
5
4
3
2
1
Bit0
Read
PSON
00
HTIS1
HTIS0
VIS
SRS1
SRS0
Write
STOP
SLEEP
Reset
0
相关PDF资料 |
PDF描述 |
|---|---|
| MM9329-2700TB1 | BOARD TERMINATED, FEMALE, RF CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| MXTK92XX1001 | INTERCONNECTION DEVICE |
| MM9329-2700TB2 | BOARD TERMINATED, FEMALE, RF CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| MM121480 | CABLE TERMINATED, FEMALE-MALE, RF STRAIGHT ADAPTER, JACK |
| MM121470 | CABLE TERMINATED, FEMALE-FEMALE, RF STRAIGHT ADAPTER, JACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MM908E621_08 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWB | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACDWB/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWBR2 | 功能描述:8位微控制器 -MCU QUAD HB / TRIPLE HS 841B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEK | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。