- 您现在的位置：买卖IC网 > PDF目录182950 > MM908E621 (飞思卡尔半导体(中国)有限公司) Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror PDF资料下载
参数资料
| 型号： | MM908E621 |
| 厂商： | 飞思卡尔半导体(中国)有限公司 |
| 英文描述： | Integrated Quad Half-Bridge and Triple High-Side with Embedded MCU and LIN for High End Mirror |
| 中文描述： | 综合四半桥和三高的嵌入式微控制器和LIN高端侧镜 |
| 文件页数： | 44/62页 |
| 文件大小： | 719K |
| 代理商： | MM908E621 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Analog Integrated Circuit Device Data
Freescale Semiconductor
49
908E621
Functional Device Operation
Logic Commands and Registers
FACTORY TRIMMING AND CALIBRATION
To enhance the ease-of-use of the 908E621, various
parameters (e.g. ICG trim value) are stored in the flash
memory of the device. The following flash memory locations
are reserved for this purpose and might have a value different
from the “empty” ($FF) state:
$FD80:$FDDF Trim and Calibration Values
$FFFE:$FFFF Reset Vector
In the event the application uses these parameters, one
has to take care not to erase or override these values. If these
parameters are not used, these flash locations can be erased
and otherwise used.
Trim Values
Below the usage of the trim values located in the flash
memory is explained
Internal Clock Generator (ICG) Trim Value
The internal clock generator (ICG) module is used to
create a stable clock source for the microcontroller without
using any external components. The untrimmed frequency of
the low frequency base clock (IBASE), will vary as much as
±25 percent due to process, temperature, and voltage
dependencies. To compensate this dependencies a ICG trim
values is located at address $FDC2. After trimming the ICG
is a range of typ. ±2% (±3% max.) at nominal conditions
(filtered (100nF) and stabilized (4,7uF) VDD = 5V,
TAmbient~25°C) and will vary over temperature and voltage
(VDD) as indicated in the 68HC908EY16 datasheet.
To trim the ICG this values has to be copied to the ICG
Trim Register ICGTR at address $38 of the MCU.
Important The value has to copied after every reset.
Watchdog Period Range Value (AWD Trim)
The window watchdog supervises device recover from e.g.
code runaways.
The application software has to clear the watchdog within
the open window. Due to the high variation of the watchdog
period - and therefore the reduced width of the watchdog
window - a value is stored at address $FDCF. This value
classifies the watchdog period into 3 ranges (Range 0, 1, 2).
This allows the application software to select one out of three
time intervals to clear the watchdog based on the stored
value. The classification is done in a way that the application
software can have up to ±19% variation of the of optimal clear
interval, e.g. caused by ICG variation.
Effective Open Window
Having a variation in the watchdog period in conjunction
with a 50% open window results in effective open window,
which can be calculated by:
latest window open time: t_open = t_wd max / 2
earliest window closed time: t_closed = t_wd min
Optimal Clear Interval
The optimal clear interval - meaning the clear interval with
the biggest possible variation to latest window open time and
to the earliest window closed time can be calculated with the
following formula:
t_opt = t_open + (t_open+t_closed) / 2
See Table 14 to select the optimal clear interval for the
watchdog based on the Window No. and chosen period.
Table 14. Window Clear Interval
Window
Range
Period
Select bits
Watchdog Period
t_wd
Effective Open Window
Optimal Clear Interval
$FDCF
WDP1:0
min.
max.
Unit
t_open
t_closed
Unit
t_opt
Unit
max.
variation
0
00
68
92
ms
46
68
ms
57
ms
±19.3%
01
34
46
23
34
28.5
10
17
23
11.5
17
14.25
11
8.5
11.5
5.75
8.5
7.125
1
00
92
124
ms
62
92
ms
77
ms
±19.5%
01
46
62
31
46
38.5
10
23
31
15.5
23
19.25
11
11.5
15.5
7.75
11.5
9.625
2
00
52
68
ms
34
52
ms
43
ms
±20.9%
01
26
34
17
26
21.5
10
13
17
8.5
13
10.75
11
6.5
8.5
4.25
6.5
5.375
相关PDF资料 |
PDF描述 |
|---|---|
| MM9329-2700TB1 | BOARD TERMINATED, FEMALE, RF CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| MXTK92XX1001 | INTERCONNECTION DEVICE |
| MM9329-2700TB2 | BOARD TERMINATED, FEMALE, RF CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| MM121480 | CABLE TERMINATED, FEMALE-MALE, RF STRAIGHT ADAPTER, JACK |
| MM121470 | CABLE TERMINATED, FEMALE-FEMALE, RF STRAIGHT ADAPTER, JACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MM908E621_08 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWB | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACDWB/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror |
| MM908E621ACDWBR2 | 功能描述:8位微控制器 -MCU QUAD HB / TRIPLE HS 841B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MM908E621ACPEK | 功能描述:8位微控制器 -MCU QUAD H-B/3-HS W/MCU & LI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。