- 您现在的位置：买卖IC网 > PDF目录80532 > MPC5200VR466BR2 (FREESCALE SEMICONDUCTOR INC) 466 MHz, MICROPROCESSOR, PBGA272 PDF资料下载
参数资料
| 型号： | MPC5200VR466BR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 466 MHz, MICROPROCESSOR, PBGA272 |
| 封装： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件页数： | 5/80页 |
| 文件大小： | 788K |
| 代理商： | MPC5200VR466BR2 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Electrical and Thermal Characteristics
MPC5200B Data Sheet, Rev. 0.6
Freescale Semiconductor
13
The MPC5200B clock generation uses two phase locked loop (PLL) blocks.
The system PLL (SYS_PLL) takes an external reference frequency and generates the internal
system clock. The system clock frequency is determined by the external reference frequency and
the settings of the SYS_PLL configuration.
The e300 core PLL (CORE_PLL) generates a master clock for all of the CPU circuitry. The e300
core clock frequency is determined by the system clock frequency and the settings of the
CORE_PLL configuration.
3.2.1
System Oscillator Electrical Characteristics
3.2.2
RTC Oscillator Electrical Characteristics
3.2.3
System PLL Electrical Characteristics
Table 8. System Oscillator Electrical Characteristics
Characteristic
Sym
Notes
Min
Typical
Max
Unit
SpecID
SYS_XTAL frequency
fsys_xtal
15.6
33.3
35.0
MHz
O1.1
Oscillator start-up time
tup_osc
—
10
ms
O1.2
Table 9. RTC Oscillator Electrical Characteristics
Characteristic
Sym
Notes
Min
Typical
Max
Unit
SpecID
RTC_XTAL frequency
frtc_xtal
—
32.768
—
kHz
O2.1
Table 10. System PLL Specifications
Characteristic
Sym
Notes
Min
Typical
Max
Unit
SpecID
SYS_XTAL frequency
fsys_xtal
(1)
NOTES:
1
The SYS_XTAL frequency and PLL Configuration bits must be chosen such that the resulting system frequency,
CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating
frequencies.
15.6
33.3
35.0
MHz
O3.1
SYS_XTAL cycle time
tsys_xtal
66.6
30.0
28.5
ns
O3.2
SYS_XTAL clock input jitter
tjitter
(2)
2
This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different
types of jitter can exist on the input to CORE_SYSCLK, systemic and true random jitter. True random jitter is
rejected. Systemic jitter will be passed into and through the PLL to the internal clock circuitry.
—
150
ps
O3.3
System VCO frequency
fVCOsys
(1)
250
533
800
MHz
O3.4
System PLL relock time
tlock
(3)
3
Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required
for the PLL lock after a stable VDD and CORE_SYSCLKare reached during the power-on reset sequence. This
specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.
—
100
sO3.5
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8250ACVVIHBX | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480 |
| MC9S12XDT256MFU | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP80 |
| MAC7131MVF50R2 | 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PBGA208 |
| MC68L11E0FNE2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52 |
| MC908QY2MDWR2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC52100J | 功能描述:厚膜电阻器 - 透孔 RoHS:否 制造商:Caddock 电阻:27 kOhms 容差:1 % 功率额定值:8 W 温度系数:50 PPM / C 系列:MS 端接类型:Axial 电压额定值:2 kV 工作温度范围:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封装:Bulk |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 10R |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR THICK FILM 10OHM 5W 5% 制造商:TE Connectivity 功能描述:RESISTOR, THICK FILM, 10 OHM, 5W, 5% |
| MPC52101J | 功能描述:厚膜电阻器 - 透孔 MPC5 100R 5% RoHS:否 制造商:Caddock 电阻:27 kOhms 容差:1 % 功率额定值:8 W 温度系数:50 PPM / C 系列:MS 端接类型:Axial 电压额定值:2 kV 工作温度范围:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封装:Bulk |
| MPC52101J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 100R |
发布紧急采购，3分钟左右您将得到回复。