- 您现在的位置：买卖IC网 > PDF目录80532 > MPC5200VR466BR2 (FREESCALE SEMICONDUCTOR INC) 466 MHz, MICROPROCESSOR, PBGA272 PDF资料下载
参数资料
| 型号： | MPC5200VR466BR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 466 MHz, MICROPROCESSOR, PBGA272 |
| 封装： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件页数： | 8/80页 |
| 文件大小： | 788K |
| 代理商： | MPC5200VR466BR2 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
MPC5200B Data Sheet, Rev. 0.6
Electrical and Thermal Characteristics
Freescale Semiconductor
16
3.3.3
Resets
The MPC5200B has three reset pins:
PORRESET - Power on Reset
HRESET - Hard Reset
SRESET - Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt
trigger and requires the same input characteristics as other MPC5200B inputs, as specified in the DC
Electrical Specifications section. Table 14 specifies the pulse widths of the Reset inputs.
NOTES:
1. For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
2. The tVDD_stable describes the time which is needed to get all power supplies stable.
3. For tlock, refer to the Oscillator/PLL section of this specification for further details.
4. For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
5. Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
6. The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
tFALL
SYS_XTAL_IN fall time.
—
5.0
ns
A2.3
tDUTY
SYS_XTAL_IN duty cycle (measured at VM).
(2)
40.0
60.0
%
A2.4
CVIH
SYS_XTAL_IN input voltage high
2.0
—
V
A2.5
CVIL
SYS_XTAL_IN input voltage low
—
0.8
V
A2.6
NOTES:
1
CAUTION—The SYS_XTAL_IN frequency and system PLL_CFG[0-6] settings must be chosen such that the
resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the
MPC5200B User Manual [1].
2
SYS_XTAL_IN duty cycle is measured at VM.
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable+tup_osc+tlock
—
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
—
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
—
SYS_XTAL_IN
A3.3
Table 13. SYS_XTAL_IN Timing (continued)
Sym
Description
Min
Max
Units
SpecID
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8250ACVVIHBX | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480 |
| MC9S12XDT256MFU | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP80 |
| MAC7131MVF50R2 | 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PBGA208 |
| MC68L11E0FNE2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52 |
| MC908QY2MDWR2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC52100J | 功能描述:厚膜电阻器 - 透孔 RoHS:否 制造商:Caddock 电阻:27 kOhms 容差:1 % 功率额定值:8 W 温度系数:50 PPM / C 系列:MS 端接类型:Axial 电压额定值:2 kV 工作温度范围:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封装:Bulk |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 10R |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR THICK FILM 10OHM 5W 5% 制造商:TE Connectivity 功能描述:RESISTOR, THICK FILM, 10 OHM, 5W, 5% |
| MPC52101J | 功能描述:厚膜电阻器 - 透孔 MPC5 100R 5% RoHS:否 制造商:Caddock 电阻:27 kOhms 容差:1 % 功率额定值:8 W 温度系数:50 PPM / C 系列:MS 端接类型:Axial 电压额定值:2 kV 工作温度范围:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封装:Bulk |
| MPC52101J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 100R |
发布紧急采购，3分钟左右您将得到回复。