参数资料
型号: MPC8241LZQ166X
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 166 MHz, RISC PROCESSOR, PBGA357
封装: 25 X 25 MM, 1.27 MM PITCH, PLASTIC, BGA-357
文件页数: 20/60页
文件大小: 752K
代理商: MPC8241LZQ166X
27
MPC8241 Integrated Processor Hardware Specifications
MOTOROLA
Electrical and Thermal Characteristics
Table 14 provides the I2C output AC timing specifications for the MPC8241 at recommended operating
conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V.
Figure 16. I2C Timing Diagram I
Table 14. I2C Output AC Timing Specifications
Num
Characteristic
Min
Max
Unit
Notes
1
Start condition hold time
(FDR[5] == 0)
× (D
FDR/16)/2N + (FDR[5]
== 1)
× (D
FDR/16)/2M
CLKs
1–3
2
Clock low period
DFDR/2
CLKs
1–3
3
SCL/SDA rise time (from 0.5
to 2.4 V)
——
ms
4
Data hold time
8.0 + (16
× 2FDR[4:2]) × (5 –
4({FDR[5],FDR[1]} == b’10) –
3({FDR[5],FDR[1]} == b’11) –
2({FDR[5],FDR[1]} == b’00) –
1({FDR[5],FDR[1]} == b’01))
CLKs
1–3
5
SCL/SDA fall time (from 2.4 to 0.5 V)
< 5
ns
5
6
Clock high time
DFDR/2
CLKs
1–3
7
Data setup time (MPC8241 as a
master only)
(DFDR/2) – (output data hold time)
CLKs
1, 3
8
Start condition setup time (for
repeated start condition only)
DFDR + (output start condition hold time)
CLKs
1–3
9
Stop condition setup time
4.0
CLKs
1, 2
Notes:
1. Units for these specifications are in SDRAM_CLK units.
2. The actual values depend on the setting of the digital filter frequency sampling rate (DFFSR) bits in the frequency
divider register I2CFDR. Therefore, the noted timings in the above table are all relative to qualified signals. The
qualified SCL and SDA are delayed signals from what is seen in real time on the I2C bus. The qualified SCL, SDA
signals are delayed by the SDRAM_CLK clock times DFFSR times two plus one SDRAM_CLK clock. The resulting
delay value is added to the value in the table (where this note is referenced). See Figure 17.
3. DFDR is the decimal divider number indexed by FDR[5:0] value. Refer to Table 10-5 in the MPC8245 Integrated
Processor User’s Manual. FDR[x] refers to the frequency divider register I2CFDR bit x. N is equal to a variable
number that would make the result of the divide (data hold time value) equal to a number less than 16. M is equal
to a variable number that would make the result of the divide (data hold time value) equal to a number less than 9.
4. Since SCL and SDA are open-drain type outputs, which the MPC8241 can only drive low, the time required for SCL
or SDA to reach a high level depends on external signal capacitance and pull-up resistor values.
5. Specified at a nominal 50 pF load.
SCL
SDA
VM
6
2
1
4
相关PDF资料
PDF描述
MC9S08SG16MTL 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28
MPC5602BEVLLR 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
MPC5603BEVLL 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
MPC5604BEMLQR 32-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP144
MPC5604BEVLL 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
MPC8241LZQ200D 功能描述:微处理器 - MPU 200MHz 380MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8241LZQ200D 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 200MHZ BGA-357
MPC8241LZQ266D 功能描述:微处理器 - MPU 266MHz 266MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8241TVR166D 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8241TVR200D 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324