参数资料
型号: MPC8306CVMADDCA
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA369
封装: 19 X 19 MM, 1.61 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MAPBGA-369
文件页数: 9/76页
文件大小: 474K
代理商: MPC8306CVMADDCA
MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
Freescale Semiconductor
17
DDR2 SDRAM
Figure 5 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (tDDKHMH).
Figure 5. Timing Diagram for tDDKHMH
MDQS preamble start
tDDKHMP
0.75 x tMCK
—ns
6
MDQS epilogue end
tDDKHME
0.4 x tMCK
0.6 x tMCK
ns
6
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
tDDKHAS symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs
(A) are setup (S) or output valid time. Also, tDDKLDX symbolizes DDR timing (DD) for the time tMCK memory clock reference
(K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MDM/MDQS. For the ADDR/CMD
setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied
cycle.
4. Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing (DD)
from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through control
of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the
CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same
adjustment value. See the
MPC8306 PowerQUICC II Pro Integrated Communications Processor Reference Manual for a
description and understanding of the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), or data
mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
6. tDDKHMP follows the symbol conventions described in note 1.
Table 16. DDR2 SDRAM Output AC Timing Specifications (continued)
At recommended operating conditions with GVDD of 1.8V ± 100mV.
Parameter
Symbol1
Min
Max
Unit
Notes
MDQS
MCK
tMCK
MDQS
tDDKHMH(max) = 0.6 ns
tDDKHMH(min) = –0.6 ns
相关PDF资料
PDF描述
MPC8308CZQAGD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8308CZQADD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8308CVMAFD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8309CVMAGDCA 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489
MPC8309CVMADFCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
相关代理商/技术参数
参数描述
MPC8306CVMAFDCA 功能描述:微处理器 - MPU E300 MP ext tmp 333 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8306EC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
MPC8306-KIT 功能描述:开发板和工具包 - 其他处理器 For MPC8306 Ethernet USB I2C SPI RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MPC8306-KIT 制造商:Freescale Semiconductor 功能描述:MPC830x Processor Evaluation Kit
MPC8306S 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processors