参数资料
型号: MPC8323E-RDB
厂商: Freescale Semiconductor
文件页数: 20/82页
文件大小: 0K
描述: BOARD REFERENCE DESIGN
产品培训模块: MPC8323E PowerQUICC II Pro Processor
标准包装: 1
系列: PowerQUICC II™ PRO
类型: MCU
适用于相关产品: MPC8323E
所含物品: 参考设计板、软件和说明文档
相关产品: MPC8323CVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323CZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ECVRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQAFDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323ZQADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323VRADDC-ND - IC MPU PWRQUICC II 516-PBGA
MPC8323EZQAFDC-ND - IC MPU POWERQUICC II 516-PBGA
更多...
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
27
Local Bus
Figure 14 provides the AC test load for the local bus.
Figure 14. Local Bus C Test Load
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT2
3—
ns
6
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT3
2.5
ns
7
Local bus clock (LCLK
n) to output valid
tLBKHOV
—3
ns
3
Local bus clock (LCLK
n) to output high impedance for LAD/LDP
tLBKHOZ
—4
ns
8
Local bus clock (LCLK
n) duty cycle
tLBDC
47
53
%
Local bus clock (LCLK
n) jitter specification
tLBRJ
400
ps
Delay between the input clock (PCI_SYNC_IN) of local bus
output clock (LCLK
n)
tLBCDL
—1.7
ns
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for
clock one(1).
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of
LCLK0 (for all other inputs).
3. All signals are measured from OVDD/2 of the rising/falling edge of LCLK0 to 0.4 × OVDD of the signal in question for 3.3-V
signaling levels.
4. Input timings are measured at the pin.
5. tLBOTOT1 should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less than the load
on LAD output pins.
6. tLBOTOT2 should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than the load on
LAD output pins.
7. tLBOTOT3 should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
Table 30. Local Bus General Timing Parameters (continued)
Parameter
Symbol1
Min
Max
Unit
Notes
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
相关PDF资料
PDF描述
GMC05DRAH-S734 CONN EDGECARD 10POS .100 R/A SLD
RBC13DCST-S288 CONN EDGECARD 26POS .100 EXTEND
STD02W-G WIRE & CABLE MARKERS
STD01W-V WIRE & CABLE MARKERS
0210490187 CABLE JUMPER 1.25MM .305M 12POS
相关代理商/技术参数
参数描述
MPC8323E-RDB 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway
MPC8323EVRADDC 功能描述:微处理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8323EVRADDCA 制造商:Freescale Semiconductor 功能描述:POWERQUICC, 32 BIT POWER ARCHITECTURE SOC, 266MHZ E300, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 266MHZ 516BGA
MPC8323EVRAFDC 功能描述:微处理器 - MPU 8323 NOPB PBGA W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8323EVRAFDCA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications