参数资料
型号: MPC8544EAVTAQGA
厂商: Freescale Semiconductor
文件页数: 45/117页
文件大小: 0K
描述: IC MPU POWERQUICC III 783-FCBGA
标准包装: 36
系列: MPC85xx
处理器类型: 32-位 MPC85xx PowerQUICC III
速度: 1.0GHz
电压: 0.95 V ~ 1.05 V
安装类型: 表面贴装
封装/外壳: 783-BBGA,FCBGA
供应商设备封装: 783-FCPBGA(29x29)
包装: 托盘
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
33
Enhanced Three-Speed Ethernet (eTSEC), MII Management
8.5.2.2
GMII Receive AC Timing Specifications
Table 31 provides the GMII receive AC timing specifications.
Figure 14 provides the AC test load for eTSEC.
Figure 14. eTSEC AC Test Load
Figure 15 shows the GMII receive AC timing diagram.
Figure 15. GMII Receive AC Timing Diagram
8.6
MII AC Timing Specifications
This section describes the MII transmit and receive AC timing specifications.
Table 31. GMII Receive AC Timing Specifications
At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Notes
RX_CLK clock period
tGRX
8.0
—ns—
RX_CLK duty cycle
tGRXH/tGRX
35
65
%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK
tGRDVKH
2.0
—ns—
RX_CLK to RXD[7:0], RX_DV, RX_ER hold time
tGRDXKH
0.5
—ns—
RX_CLK clock rise (20%–80%)
tGRXR
——
1.0
ns
RX_CLK clock fall time (80%–20%)
tGRXF
——
1.0
ns
Note:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tGRDVKH symbolizes GMII receive
timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the tRX clock reference (K)
going to the high state (H) or setup time. Also, tGRDXKL symbolizes GMII receive timing (GR) with respect to the time data
input signals (D) went invalid (X) relative to the tGRX clock reference (K) going to the low (L) state or hold time. Note that, in
general, the clock reference symbol representation is based on three letters representing the clock of a particular functional.
For example, the subscript of tGRX represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention
is used with the appropriate letter: R (rise) or F (fall).
Output
Z0 = 50 Ω
LVDD/2
RL = 50 Ω
RX_CLK
RXD[7:0]
tGRDXKH
tGRX
tGRXH
tGRXR
tGRXF
tGRDVKH
RX_DV
RX_ER
相关PDF资料
PDF描述
MPC8544EAVTANGA IC MPU POWERQUICC III 783-FCBGA
MPC8544EAVTALFA IC MPU POWERQUICC III 783-FCBGA
SLW5S-5C7LF CONN ZIF CIC 5POS DIP 1MM VERT
XF2L-0735-1A CONNECTOR FPC 7POS 0.5MM SMD
XF2L-0725-1A CONN FPC 7POS 0.5MM PITCH SMD
相关代理商/技术参数
参数描述
MPC8544EAVTARJ 功能描述:微处理器 - MPU PQ3 8544E Netwrk Comm Indstrl Cntrl RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8544EAVTARJA 功能描述:数字信号处理器和控制器 - DSP, DSC PQ38K 8544E RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8544ECVTALF 功能描述:微处理器 - MPU PQ38K 8544E RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8544ECVTALFA 功能描述:数字信号处理器和控制器 - DSP, DSC PQ38K 8544E COMMERCIAL RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8544ECVTANG 功能描述:微处理器 - MPU PQ38K 8544E RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324