收藏本站
参数资料
型号： MSC8101VT1250F
厂商： FREESCALE SEMICONDUCTOR INC
元件分类： 数字信号处理
英文描述： 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
封装： 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件页数： 54/104页
文件大小： 1811K
代理商： MSC8101VT1250F
AC Timings
MSC8101 Technical Data, Rev. 18
Freescale Semiconductor
2-13
2.6.5
System Bus Access Timing
2.6.5.1 Core Data Transfers
Generally, all MSC8101 bus and system output signals are driven from the rising edge of the reference clock
(REFCLK), which is DLLIN. Memory controller signals, however, trigger on four points within a DLLIN cycle.
Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge of DLLIN (and
T3 at the falling edge), but the spacing of T2 and T4 depends on the PLL clock ratio selected, as Table 2-15 shows.
Figure 2-9 is a graphical representation of Table 2-15.
Note:
The UPM machine and GPCM machine outputs change on the internal tick determined by the memory
controller programming; the AC specifications are relative to the internal tick. SDRAM machine outputs
change only on the DLLIN rising edge.
Table 2-15.
Tick Spacing for Memory Controller Signals
PLL Clock Ratio
Tick Spacing (T1 Occurs at the Rising Edge of DLLIN)
T2
T3
T4
1:2, 1:3, 1:4, 1:5, 1:6
1/4 DLLIN
1/2 DLLIN
3/4 DLLIN
1:2.5
3/10 DLLIN
1/2 DLLIN
8/10 DLLIN
1:3.5
4/14 DLLIN
1/2 DLLIN
11/14 DLLIN
Figure 2-9.
Internal Tick Spacing for Memory Controller Signals
Table 2-16.
AC Timing for SIU Inputs
No.
Characteristic
Value2
Units
10
Hold time for all signals after the 50% level of the DLLIN rising edge
0.5
ns
11a
ABB/AACK set-up time before the 50% level of the DLLIN rising edge
3.5
ns
11b
DBG/DBB/BR/TC set-up time before the 50% level of the DLLIN rising edge
5.0
ns
11c
ARTRY set-up time before the 50% level of the DLLIN rising edge
4.0
ns
11d
TA set-up time before the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
3.5
4.0
ns
11e
TEA set-up time before the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
4.0
3.0
ns
11f
PSDVAL set-up time before the 50% level of the DLLIN rising edge
Pipeline mode
Non-pipeline mode
3.5
ns
DLLIN
T1
T2
T3
T4
DLLIN
T1
T2
T3
T4
for 1:2.5
for 1:3.5
DLLIN
T1
T2
T3
T4
for 1:2, 1:3, 1:4, 1:5, 1:6
相关PDF资料
PDF描述
MSC8101VT1500F 64-BIT, 75 MHz, OTHER DSP, PBGA332
MSC8101M1375F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
MSC8126VT8000 0-BIT, 500 MHz, OTHER DSP, PBGA431
MSC8126TMP6400 0-BIT, 400 MHz, OTHER DSP, PBGA431
MSM5055 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC94
相关代理商/技术参数
参数描述
MSC8101VT1375F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘
MSC8101VT1500F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘
MSC8102 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*