- 您现在的位置：买卖IC网 > PDF目录189002 > NAND512R3B3BZA6E (STMICROELECTRONICS) 64M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 PDF资料下载
参数资料
| 型号： | NAND512R3B3BZA6E |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | PROM |
| 英文描述： | 64M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
| 封装： | 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-63 |
| 文件页数： | 7/59页 |
| 文件大小： | 998K |
| 代理商： | NAND512R3B3BZA6E |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
15/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
BUS OPERATIONS
There are six standard bus operations that control
the memory. Each of these is described in this
section, see Table 5., Bus Operations, for a sum-
mary.
Typically, glitches of less than 5 ns on Chip En-
able, Write Enable and Read Enable are ignored
by the memory and do not affect bus operations.
Command Input
Command Input bus operations are used to give
commands to the memory. Commands are ac-
cepted when Chip Enable is Low, Command Latch
Enable is High, Address Latch Enable is Low and
Read Enable is High. They are latched on the ris-
ing edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands.
See Figure 25. and Table 24. for details of the tim-
ings requirements.
Address Input
Address Input bus operations are used to input the
memory addresses. Four bus cycles are required
to input the addresses for the 512Mb and 1Gb de-
vices whereas five bus cycles are required for the
2Gb, 4Gb and 8Gb devices (refer to Table 6. and
Table 7., Address Insertion).
The addresses are accepted when Chip Enable is
Low, Address Latch Enable is High, Command
Latch Enable is Low and Read Enable is High.
They are latched on the rising edge of the Write
Enable signal. Only I/O0 to I/O7 are used to input
addresses.
See Figure 26. and Table 24. for details of the tim-
ings requirements.
Data Input
Data Input bus operations are used to input the
data to be programmed.
Data is accepted only when Chip Enable is Low,
Address Latch Enable is Low, Command Latch
Enable is Low and Read Enable is High. The data
is latched on the rising edge of the Write Enable
signal. The data is input sequentially using the
Write Enable signal.
tails of the timings requirements.
Data Output
Data Output bus operations are used to read: the
data in the memory array, the Status Register, the
lock status, the Electronic Signature and the
Unique Identifier.
Data is output when Chip Enable is Low, Write En-
able is High, Address Latch Enable is Low, and
Command Latch Enable is Low.
The data is output sequentially using the Read En-
able signal.
See Figure 28. and Table 25. for details of the tim-
ings requirements.
Write Protect
Write Protect bus operations are used to protect
the memory against program or erase operations.
When the Write Protect signal is Low the device
will not accept program or erase operations and so
the contents of the memory array cannot be al-
tered. The Write Protect signal is not latched by
Write Enable to ensure protection even during
power-up.
Standby
When Chip Enable is High the memory enters
Standby mode, the device is deselected, outputs
are disabled and power consumption is reduced.
Table 5. Bus Operations
Note: 1. Only for x16 devices.
2. WP must be VIH when issuing a program or erase command.
Bus Operation
E
AL
CL
R
W
WP
I/O0 - I/O7
I/O8 - I/O15(1)
Command Input
VIL
VIH
Rising
X(2)
Command
X
Address Input
VIL
VIH
VIL
VIH
Rising
X
Address
X
Data Input
VIL
VIH
Rising
VIH
Data Input
Data Output
VIL
Falling
VIH
X
Data Output
Write Protect
X
VIL
XX
Standby
VIH
XX
X
VIL/VDD
XX
相关PDF资料 |
PDF描述 |
|---|---|
| NAND512W3B3BN6E | 64M X 8 FLASH 3V PROM, 35 ns, PDSO48 |
| NAND512W3B3BZA6E | 64M X 8 FLASH 3V PROM, 35 ns, PBGA63 |
| NAND512W3B3AN1 | 64M X 8 FLASH 3V PROM, 35 ns, PDSO48 |
| NAND512W3B3BN1F | 64M X 8 FLASH 3V PROM, 35 ns, PDSO48 |
| NAND04GR4B3AN1 | 256M X 16 FLASH 1.8V PROM, 35 ns, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND512R4A2CWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R4A2CZA6 | 制造商:Micron Technology Inc 功能描述:512MB. 3V X8 NO OPTION TSOP48TSOP-1 48 12X20 AL 42 - Trays |
| NAND512R4A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512W3A0AN6 | 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| NAND512W3A0AN6E | 功能描述:闪存 2.7-3.6V 512M(64Mx8) RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。