- 您现在的位置：买卖IC网 > PDF目录20432 > NCP3121QPBCKGEVB (ON Semiconductor)EVAL BOARD FOR NCP3121QPBCKG PDF资料下载
参数资料
| 型号： | NCP3121QPBCKGEVB |
| 厂商： | ON Semiconductor |
| 文件页数： | 13/41页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR NCP3121QPBCKG |
| 设计资源： | NCP3121 EVB BOM NCP3121QPBCKGEVB Gerber Files NCP3121QPBCKGEVB Schematic |
| 标准包装： | 1 |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 2，非隔离 |
| 输出电压： | 3.3V，5V |
| 电流 - 输出： | 3A，3A |
| 输入电压： | 12V |
| 稳压器拓扑结构： | 降压 |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | NCP3121 |
| 其它名称： | NCP3121QPBCKGEVBOS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
NCP3121
DETAILED DESCRIPTION
Introduction
The NCP3121 is a dual channel non ? synchronous PWM
voltage mode buck regulator. Each channel is identical and
has a 3.0 A internal P ? FET, compensation, feedback,
programmable soft ? start, enable and power good pins.
These circuits also share the same input voltage, reference
voltage, thermal shutdown, undervoltage detect and master
oscillator. A simple auto ? tracking and sequencing
capability can be implemented using the SEQ/TRACK/SS
pins.
The fixed ? frequency programmable architecture, driven
from a common oscillator, ensures a 180 ° phase differential
between channels. This 180 ° phase shift between the two
channels reduces the common input capacitor requirement
and improves the noise immunity. The NCP3121 switching
frequency is set by an external resistor and is adjustable
between 200 ? 750 kHz. This allows application optimization
between efficiency and total solution size.
The output voltage is fed back through an external resistor
voltage divider to the FB input pin and compared with the
reference voltage, then the voltage difference is amplified
through the internal transconductance error amplifier. The
output current of the transconductance error amplifier
(OTA) is presented at the COMP node where an RC network
compensates the regulation control system loop.
The NCP3121 features a programmable soft ? start
function, which is implemented through the error amplifier
and the external compensation capacitor. This feature
prevents stress to the power components and limits output
voltage overshoot during start ? up.
Undervoltage Lockout (UVLO)
Undervoltage lockout (UVLO) is provided to ensure that
unexpected behavior does not occur when V in is too low to
support the internal rails and power the converter. In case the
input voltage is higher than the UVLO threshold (4.3 V
standard value, rising voltage), the step down converter
operation can be started. This circuit has a 0.2 V hysteresis
(typical). If the falling trip is activated, switching ceases and
eventually the circuit turns off. When the input circuit is in
this state, the currrent consumption is equal 5 mA (typical).
Fixed Frequency Operation
The NCP3121 uses a constant frequency architecture for
generating a PWM signal. During normal operation, the
oscillator generates an accurate pulse at the beginning of
each switching cycle to turn on the main switch. The main
switch will be turned off when the ramp signal intersects
with the output of the error amplifier (COMP pin voltage).
Therefore, the switch duty cycle can be modified to regulate
the output voltage to the desired value as line and load
conditions change.
The major advantage of fixed frequency operation is that
the component selections, especially the magnetic
component design, become very easy. The oscillator
frequency of the NCP3121 is programmable from 200 kHz
to 750 kHz using an external resistor connected from the RT
pin to ground. The oscillator works on the double frequency
internally. Therefore, both channels have a 180 ° phase shift
of the SW pins.
Out ? of ? Phase Operation
In out ? of ? phase operation, the turn ? on of the second
channel is delayed by half the switching cycle. This delay is
supervised by the oscillator, which supplies a clock signal to
the second channel which is 180 ° out of phase with the clock
signal of the first channel. The advantages of out ? of ? phase
synchronization are many. Since the input current pulses are
interleaved with one another, the overlap time is reduced.
The effect of this overlap reduction is to attenuate the input
filter requirement, allowing the use of smaller components.
Additionally, since peak current occurs during a shorter time
period, emitted EMI is also reduced, thereby reducing
shielding requirements.
Enable Input
Pull the EN enable input high to enable operation. The EN
high signal must occur after VIN has exceeded 2.7 V to
allow internal Power-on Reset (POR) logic to initialize the
IC. Logic low on SEQ forces the NCP3121 into shutdown
mode. Connect SEQ to EN for normal operation of a
standalone device. In shutdown mode, the NCP3121 is
turned off and the supply current is reduced to less than
100 m A. When the enable function is not required, float the
EN connection. The NCP3121 will turn itself on once Vin
crosses the input UVLO threshold. Do not pull EN to VIN
or a separate supply voltage . For standalone operation, EN
should still be connected to SEQ.
Note: For proper operation of the NCP3121 circuit, no
voltage may be pulled high on the output pins. The output
capacitors should be discharged. If this condition is not
observed when NCP3121 is enabled, the regulator does not
start switching. This helps to prevent improper operation of
the NCP3121 circuit due to the implemented tracking and
sequencing features.
Soft ? Start/Stop Control
This capacitor limits the maximum demand on the
external power supply by controlling the inrush current
peaks to charge the output capacitor and DC load and to
attain smoothly increasing output voltage at start ? up. A soft
start circuit forces the error amplifier output to follow a
prescribed voltage ramp when turning on and off. The output
capacitor is discharged when V in goes under the UVLO as
thermal shutdown or overload detection occurs. The circuit
input is presented as a voltage ramp generated by internal
current sources tied to an external SS capacitor. The external
capacitor on the soft ? start node is charged/discharged by the
8.75 m A current from the constant current source, and the
voltage on the SS node controls the OTA amplifier output
http://onsemi.com
13
相关PDF资料 |
PDF描述 |
|---|---|
| AT45DB321C-RU | IC FLASH 32MBIT 40MHZ 28SOIC |
| MIC4429BM | IC DRIVER MOSFET 6A LS 8-SOIC |
| SB550-E3/51 | DIODE SCHOTTKY 5A 50V DO-201AD |
| NCP3120QPBCKGEVB | EVAL BOARD FOR NCP3120QPBCKG |
| VF30100S-E3/45 | DIODE SCHOTTKY 30A 100V ITO220AB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP3122MNTXG | 功能描述:直流/直流开关调节器 Dual 2.0 Switching Regulator RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| NCP3122QPBCKGEVB | 功能描述:电源管理IC开发工具 NCP3122 2A HF BUCK DB RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| NCP3123MNTXG | 功能描述:直流/直流开关调节器 Dual 3.0 A Switching Regulator RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| NCP3123MNTXG-CUT TAPE | 制造商:ON 功能描述:NCP3123 Series 13.2 V Dual 3 A Step-Down DC/DC Switching Regulator - QFN-32 |
| NCP3123QPBCKGEVB | 功能描述:电源管理IC开发工具 NCP3123 3A HF BUCK DB RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
发布紧急采购，3分钟左右您将得到回复。